{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T05:20:28Z","timestamp":1709443228632},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160676","type":"journal-article","created":{"date-parts":[[2016,8,18]],"date-time":"2016-08-18T22:09:38Z","timestamp":1471558178000},"page":"20160676-20160676","source":"Crossref","is-referenced-by-count":1,"title":["Prototyping design of a flexible DSP block with pipeline structure for FPGA"],"prefix":"10.1587","volume":"13","author":[{"given":"Hanyang","family":"Xu","sequence":"first","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] I. Kuonet al.: \u201cFPGA architecture \u2014 survey and challenges,\u201d Foundations and Trends in Electronic Design Automation <b>2<\/b> (2007) 135 (DOI: 10.1561\/1000000005).","DOI":"10.1561\/1000000005"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] P. A. Jamieson and J. Rose: \u201cEnhancing the area-efficiency of FPGAs with hard circuits using shadow clusters,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 1696 (DOI: 10.1109\/TVLSI.2009.2026651).","DOI":"10.1109\/TVLSI.2009.2026651"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Cevreroet al.: \u201cField programmable compressor trees acceleration of multi-input addition on FPGAs,\u201d ACM Trans. TRETS <b>2<\/b> (2009) 13 (DOI: 10.1145\/1534916.1534923).","DOI":"10.1145\/1534916.1534923"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Mirzaei, <i>et al.<\/i>: \u201cHigh speed FIR filter implementation using add and shift method,\u201d Proc. ACM FPGA\u201906 (2006) 231 (DOI: 10.1145\/1117201.1117251).","DOI":"10.1145\/1117201.1117251"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. K. Verma and P. Ienne: \u201cImproved use of the carry-save representation for the synthesis of complex arithmetic circuits,\u201d Conf. IEEE ICCAD (2004) 791 (DOI: 10.1109\/ICCAD.2004.1382683).","DOI":"10.1109\/ICCAD.2004.1382683"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C.-Y. Chenet al.: \u201cAnalysis and architecture design of variable block-size motion estimation for H.264\/AVC,\u201d IEEE Trans. Circuits Syst. <b>53<\/b> (2006) 578 (DOI: 10.1109\/TCSI.2005.858488).","DOI":"10.1109\/TCSI.2005.858488"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Sriram, <i>et al.<\/i>: \u201cA 64 channel programmable receiver chip for 3G wireless infrastructure,\u201d Proc. IEEE Custom Integrated Circuits (2005) 59 (DOI: 10.1109\/CICC.2005.1568607).","DOI":"10.1109\/CICC.2005.1568607"},{"key":"8","unstructured":"[8] Xilinx: 7 Series FPGAs DSP48E1 Slice User Guide (2014) http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug479_7Series_DSP48E1.pdf."},{"key":"9","unstructured":"[9] Xilinx: UltraScale Architecture DSP Slice User Guide (2015) http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug579-ultrascale-dsp.pdf."},{"key":"10","unstructured":"[10] Altera: Stratix 10 Device Overview (2015) https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/stratix-10\/s10-overview.pdf."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Parandeh-Afshar, <i>et al.<\/i>: \u201cA flexible DSP block to enhance FPGA arithmetic performance,\u201d International Conference on Field-Programmable Technology (2009) 70 (DOI: 10.1109\/FPT.2009.5377638).","DOI":"10.1109\/FPT.2009.5377638"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Parandeh-Afshar and P. Ienne: \u201cHighly versatile DSP blocks for improved FPGA arithmetic performance,\u201d IEEE Symposium. FCCM (2010) 229 (DOI: 10.1109\/FCCM.2010.42).","DOI":"10.1109\/FCCM.2010.42"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. A. Abbasiet al.: \u201cFPGA design simulation and prototyping of a high speed 32-bit pipeline multiplier based on Vedic mathematics,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150450 (DOI: 10.1587\/elex.12.20150450).","DOI":"10.1587\/elex.12.20150450"},{"key":"14","unstructured":"[14] R. Fried: \u201cAlgorithms for power consumption reduction and speed enhancement in high-performance parallel multipliers,\u201d PATMOS (1997)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] V. G. Oklobdzija and D. Villeger: \u201cImproving multiplier design by using improved column compression tree and optimized final adder in CMOS technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>3<\/b> (1995) 292 (DOI: 10.1109\/92.386228).","DOI":"10.1109\/92.386228"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P. M. Kogge and H. S. Stone: \u201cA parallel algorithm for the efficient solution of a general class of recurrence equations,\u201d IEEE Trans. Comput. <b>C-22<\/b> (1973) 786 (DOI: 10.1109\/TC.1973.5009159).","DOI":"10.1109\/TC.1973.5009159"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] R. P. Brent and H. T. Kung: \u201cA regular layout for parallel adders,\u201d IEEE Trans. Comput. <b>C-31<\/b> (1982) 260 (DOI: 10.1109\/TC.1982.1675982).","DOI":"10.1109\/TC.1982.1675982"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/17\/13_13.20160676\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T20:58:51Z","timestamp":1498337931000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/17\/13_13.20160676\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":17,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160676","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}