{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T17:06:14Z","timestamp":1743440774943},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160719","type":"journal-article","created":{"date-parts":[[2016,9,22]],"date-time":"2016-09-22T22:08:31Z","timestamp":1474582111000},"page":"20160719-20160719","source":"Crossref","is-referenced-by-count":8,"title":["Panzer: A 6 \u00d7 6 photonic router for optical network on chip"],"prefix":"10.1587","volume":"13","author":[{"given":"Lei","family":"Huang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shixiong","family":"Qi","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Institute of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] A. D. A. Cisseet al.: \u201cA Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation,\u201d IEICE Trans. Inf. Syst. <b>E96.D<\/b> (2013) 2545 (DOI: 10.1587\/transinf.E96.D.2545).","DOI":"10.1587\/transinf.E96.D.2545"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J. H. Leeet al.: \u201cSystem-Level Design Framework for Insertion-Loss-Minimized Optical Network-on-Chip Router Architectures,\u201d J. Lightwave Technol. <b>32<\/b> (2014) 3161 (DOI: 10.1109\/JLT.2014.2336234).","DOI":"10.1109\/JLT.2014.2336234"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. C. Pichelet al.: \u201cSparse matrix\u2013vector multiplication on the Single-Chip Cloud Computer many-core processor,\u201d J. Parallel Distrib. Comput. <b>73<\/b> (2013) 1539 (DOI: 10.1016\/j.jpdc.2013.07.017).","DOI":"10.1016\/j.jpdc.2013.07.017"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Xieet al.: \u201cCrosstalk noise analysis and optimization in 5 \u00d7 5 hitless silicon-based optical router for optical networks-on-chip (ONoC),\u201d J. Lightwave Technol. <b>30<\/b> (2012) 198 (DOI: 10.1109\/JLT.2011.2178396).","DOI":"10.1109\/JLT.2011.2178396"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. W. Poonet al.: \u201cCascaded microresonator-based matrix switch for silicon on-chip optical interconnection,\u201d Proc. IEEE <b>97<\/b> (2009) 1216 (DOI: 10.1109\/JPROC.2009.2014884).","DOI":"10.1109\/JPROC.2009.2014884"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Batten, <i>et al.<\/i>: \u201cBuilding Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics,\u201d 16th IEEE Symposium on IEEE High Performance Interconnects <b>29<\/b> (2008) 21 (DOI: 10.1109\/HOTI.2008.11).","DOI":"10.1109\/HOTI.2008.11"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Briere, <i>et al.<\/i>: \u201cSystem Level Assessment of an Optical NoC in an MPSoC Platform,\u201d IEEE Design, Automation and Test in Europe Conference and Exhibition (2007) 1 (DOI: 10.1109\/DATE.2007.364438).","DOI":"10.1109\/DATE.2007.364438"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] X. Tanet al.: \u201cA Generic Optical Router Design for Photonic Network-on-Chips,\u201d J. Lightwave Technol. <b>12<\/b> (2011) 1520 (DOI: 10.1109\/JLT.2011.2178019).","DOI":"10.1109\/JLT.2011.2178019"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] X. Tan, <i>et al.<\/i>: \u201cOn a Scalable, Non-Blocking Optical Router for Photonic Networks-on-Chip Designs,\u201d Photonics and Optoelectronics (SOPO) (2011) 1 (DOI: 10.1109\/SOPO.2011.5780550).","DOI":"10.1109\/SOPO.2011.5780550"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Gu, <i>et al.<\/i>: \u201cA low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip,\u201d IEEE Computer Society Symposium on VlSI, 2009. Isvlsi \u201909 (2009) 19 (DOI: 10.1109\/ISVLSI.2009.19).","DOI":"10.1109\/ISVLSI.2009.19"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/21\/13_13.20160719\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T23:30:32Z","timestamp":1498347032000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/21\/13_13.20160719\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":10,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160719","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}