{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T05:13:33Z","timestamp":1648790013063},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160749","type":"journal-article","created":{"date-parts":[[2016,8,22]],"date-time":"2016-08-22T22:06:22Z","timestamp":1471903582000},"page":"20160749-20160749","source":"Crossref","is-referenced-by-count":3,"title":["A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology"],"prefix":"10.1587","volume":"13","author":[{"given":"Ching-Che","family":"Chung","sequence":"first","affiliation":[{"name":"Department of Computer Science & Information Engineering, National Chung-Cheng University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Kuang","family":"Lo","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Information Engineering, National Chung-Cheng University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. B. Staszewski and P. T. Balsara: \u201cAll-digital PLL with ultra fast settling,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>54<\/b> (2007) 181 (DOI: 10.1109\/TCSII.2006.886896).","DOI":"10.1109\/TCSII.2006.886896"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] C. C. Chung and C. Y. Lee: \u201cAn all-digital phase-locked loop for high-speed clock generation,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 347 (DOI: 10.1109\/JSSC.2002.807398).","DOI":"10.1109\/JSSC.2002.807398"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] G. Yuet al.: \u201cFast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting,\u201d IET Circuits Devices Syst. <b>4<\/b> (2010) 207 (DOI: 10.1049\/iet-cds.2009.0173).","DOI":"10.1049\/iet-cds.2009.0173"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Sheng, <i>et al.<\/i>: \u201cA fast-lock-in ADPLL with high-resolution and low-power DCO for SoC applications,\u201d Proc. IEEE APCCAS (2006) 105 (DOI: 10.1109\/APCCAS.2006.342325).","DOI":"10.1109\/APCCAS.2006.342325"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C. C. Chung and C. Y. Ko: \u201cA fast phase tracking ADPLL for video pixel clock generation in 65 nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2300 (DOI: 10.1109\/JSSC.2011.2160789).","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C. C. Chunget al.: \u201cA low-cost low-power all-digital spread-spectrum clock generator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 983 (DOI: 10.1109\/TVLSI.2014.2318753).","DOI":"10.1109\/TVLSI.2014.2318753"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Dunninget al.: \u201cAn all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 412 (DOI: 10.1109\/4.375961).","DOI":"10.1109\/4.375961"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] H. J. Hsu and S. Y. Huang: \u201cA low-jitter ADPLL via a suppressive digital filter and an interpolation-based locking scheme,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 165 (DOI: 10.1109\/TVLSI.2009.2030410).","DOI":"10.1109\/TVLSI.2009.2030410"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] L. Xuet al.: \u201cAn all-digital PLL frequency synthesizer with an improved phase digitization approach and an optimized frequency calibration technique,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 2481 (DOI: 10.1109\/TCSI.2012.2189055).","DOI":"10.1109\/TCSI.2012.2189055"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] C. C. Chunget al.: \u201cA 0.52\/1 V fast lock-in ADPLL for supporting dynamic voltage and frequency scaling,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 408 (DOI: 10.1109\/TVLSI.2015.2407370).","DOI":"10.1109\/TVLSI.2015.2407370"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] C. C. Huang and S. I. Liu: \u201cA 40-GHz fast-locked all-digital phase-locked loop using a modified bang-bang algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 321 (DOI: 10.1109\/TCSII.2011.2149610).","DOI":"10.1109\/TCSII.2011.2149610"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Y. Yanget al.: \u201cA 7.1 mW, 10 GHz all digital frequency synthesizer with dynamically reconfigured digital loop filter in 90 nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 578 (DOI: 10.1109\/JSSC.2009.2039530).","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] T. Watanabe and S. Yamauchi: \u201cAn all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 198 (DOI: 10.1109\/JSSC.2002.807405).","DOI":"10.1109\/JSSC.2002.807405"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] C. T. Wuet al.: \u201cA two-cycle lock-in time ADPLL design based on a frequency estimation algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 430 (DOI: 10.1109\/TCSII.2010.2048358).","DOI":"10.1109\/TCSII.2010.2048358"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. W. Chen and H. C. Hong: \u201cA fast-locking all-digital phase locked loop in 90 nm CMOS for gigascale systems,\u201d Proc. IEEE ISCAS (2014) 1134 (DOI: 10.1109\/ISCAS.2014.6865340).","DOI":"10.1109\/ISCAS.2014.6865340"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] D. Sheng, <i>et al.<\/i>: \u201cA monotonic and low power digitally controlled oscillator using standard cells for SoC applications,\u201d Proc. ASQED (2012) 123 (DOI: 10.1109\/ACQED.2012.6320487).","DOI":"10.1109\/ACQED.2012.6320487"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C. C. Chung, <i>et al.<\/i>: \u201cAn all-digital phase-locked loop compiler with liberty timing files,\u201d Proc. VLSI-DAT (2014) 1 (DOI: 10.1109\/VLSI-DAT.2014.6834903).","DOI":"10.1109\/VLSI-DAT.2014.6834903"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] S. H\u00f6ppneret al.: \u201cA fast-locking ADPLL with instantaneous restart capability in 28-nm CMOS technology,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>60<\/b> (2013) 741 (DOI: 10.1109\/TCSII.2013.2278123).","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. C. Chuang, <i>et al.<\/i>: \u201cAn all-digital phase-locked loop with dynamic phase control for fast locking,\u201d A-SSCC Dig. Tech. Papers (2012) 297 (DOI: 10.1109\/IPEC.2012.6522684).","DOI":"10.1109\/IPEC.2012.6522684"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K. Okuno, <i>et al.<\/i>: \u201cA 2.23 ps RMS jitter 3 \u00b5s fast settling ADPLL using temperature compensation PLL controller,\u201d Proc. IEEE ICECS (2014) 68 (DOI: 10.1109\/ICECS.2014.7049923).","DOI":"10.1109\/ICECS.2014.7049923"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] K. Okuno, <i>et al.<\/i>: \u201cTemperature compensation using least mean squares for fast settling all-digital phase-locked loop,\u201d Proc. IEEE NEWCAS (2013) 1 (DOI: 10.1109\/NEWCAS.2013.6573670).","DOI":"10.1109\/NEWCAS.2013.6573670"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/17\/13_13.20160749\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T21:09:03Z","timestamp":1498338543000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/17\/13_13.20160749\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":21,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160749","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}