{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T06:48:20Z","timestamp":1648968500002},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160766","type":"journal-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:08:57Z","timestamp":1475172537000},"page":"20160766-20160766","source":"Crossref","is-referenced-by-count":0,"title":["TBCT: Time-Borrowing and Clock Token based error correction and its application in microprocessor"],"prefix":"10.1587","volume":"13","author":[{"given":"Yong","family":"Zhenqiang","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Xiaoyan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Jianyi","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] D. Alnajjaret al.: \u201cPVT-induced timing error detection through replica circuits and time redundancy in reconfigurable devices,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130081 (DOI: 10.1587\/elex.10.20130081).","DOI":"10.1587\/elex.10.20130081"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] W. Shanet al.: \u201cTiming monitoring paths selection for wide voltage ic,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160095 (DOI: 10.1587\/elex.13.20160095).","DOI":"10.1587\/elex.13.20160095"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Zhang, <i>et al.<\/i>: \u201c8.8 irazor: 3-transistor current-based error detection and correction in an arm cortex-r4 processor,\u201d IEEE International Solid-State Circuits Conference (ISSCC) (2016) 160 (DOI: 10.1109\/ISSCC.2016.7417956).","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"4","unstructured":"[4] D. Ernst, <i>et al.<\/i>: \u201cRazor: A low-power pipeline based on circuit-level timing speculation,\u201d MICRO-36 (2003) 7 (DOI: 10.1109\/MICRO.2003.1253179)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] I. Kwonet al.: \u201cRazor-lite: A light-weight register for error detection by observing virtual supply rails,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2054 (DOI: 10.1109\/JSSC.2014.2328658).","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] I. Shinet al.: \u201cAggressive voltage scaling through fast correction of multiple errors with seamless pipeline operation,\u201d IEEE Trans. Circuits Syst. <b>62<\/b> (2015) 468 (DOI: 10.1109\/TCSI.2014.2364691).","DOI":"10.1109\/TCSI.2014.2364691"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] L. Zhanhuiet al.: \u201cLight-weight one-cycle timing error correction based on hardware software co-design,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160411 (DOI: 10.1587\/elex.13.20160411).","DOI":"10.1587\/elex.13.20160411"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Kimet al.: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Chaeet al.: \u201cResilient pipeline under supply noise with programmable time borrowing and delayed clock gating,\u201d IEEE Trans. Circuits Syst. <b>61<\/b> (2014) 173 (DOI: 10.1109\/TCSII.2013.2296193).","DOI":"10.1109\/TCSII.2013.2296193"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] I. Shinet al.: \u201cOne-cycle correction of timing errors in pipelines with standard clocked elements,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 600 (DOI: 10.1109\/TVLSI.2015.2409118).","DOI":"10.1109\/TVLSI.2015.2409118"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M. Fojtiket al.: \u201cBubble razor: Eliminating timing margins in an arm cortex-m3 processor in 45 nm cmos using architecturally independent error detection and correction,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 66 (DOI: 10.1109\/JSSC.2012.2220912).","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Daset al.: \u201cRazorii: In situ error detection and correction for pvt and ser tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 32 (DOI: 10.1109\/JSSC.2008.2007145).","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] M. R. Choudhuryet al.: \u201cTime-borrowing circuit designs and hardware prototyping for timing error resilience,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 497 (DOI: 10.1109\/TC.2012.190).","DOI":"10.1109\/TC.2012.190"},{"key":"14","unstructured":"[14] The CSKY Corporation: CK802 Introduction (2012) http:\/\/www.c-sky.com\/product.php?typeid=105."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/20\/13_13.20160766\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T20:00:14Z","timestamp":1498334414000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/20\/13_13.20160766\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":14,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160766","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}