{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T15:35:34Z","timestamp":1778600134298,"version":"3.51.4"},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160893","type":"journal-article","created":{"date-parts":[[2016,10,16]],"date-time":"2016-10-16T22:07:15Z","timestamp":1476655635000},"page":"20160893-20160893","source":"Crossref","is-referenced-by-count":6,"title":["Floating-point operation based reconfigurable architecture for radar processing"],"prefix":"10.1587","volume":"13","author":[{"given":"Fan","family":"Feng","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Han","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baoning","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guoqiang","family":"He","sequence":"additional","affiliation":[{"name":"Nanjing Research Institute of Electronics Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] D. Rossiet al.: \u201cA heterogeneous digital signal processor for dynamically reconfigurable computing,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1615 (DOI: 10.1109\/JSSC.2010.2048149).","DOI":"10.1109\/JSSC.2010.2048149"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Y. Kimet al.: \u201cDesign space exploration for efficient resource utilization in coarse-grained reconfigurable architecture,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 1471 (DOI: 10.1109\/TVLSI.2009.2025280).","DOI":"10.1109\/TVLSI.2009.2025280"},{"key":"3","unstructured":"[3] Y. Kim, <i>et al.<\/i>: in <i>Handbook of Signal Processing Systems<\/i> (Springer, 2013) 553."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Stojilovicet al.: \u201cSelective flexibility: creating domain-specific reconfigurable arrays,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>32<\/b> (2013) 681 (DOI: 10.1109\/TCAD.2012.2235127).","DOI":"10.1109\/TCAD.2012.2235127"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] D. Novo, <i>et al.<\/i>: \u201cMapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor,\u201d IEEE Workshop on Signal Processing Systems Design and Implementation (2005) 473 (DOI: 10.1109\/SIPS.2005.1579915).","DOI":"10.1109\/SIPS.2005.1579915"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Hasegawa, <i>et al.<\/i>: \u201cAn adaptive cryptographic accelerator for IPsec on dynamically reconfigurable processor,\u201d IEEE International Conference on Field-Programmable Technology (2005) 163 (DOI: 10.1109\/FPT.2005.1568541).","DOI":"10.1109\/FPT.2005.1568541"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. Singhet al.: \u201cMorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications,\u201d IEEE Trans. Comput. <b>49<\/b> (2000) 465 (DOI: 10.1109\/12.859540).","DOI":"10.1109\/12.859540"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Lee, <i>et al.<\/i>: \u201cFloRA: Coarse-grained reconfigurable architecture with floating-point operation capability,\u201d IEEE International Conference on Field-Programmable Technology (2009) 376 (DOI: 10.1109\/FPT.2009.5377609).","DOI":"10.1109\/FPT.2009.5377609"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M. Joet al.: \u201cDesign of a coarse-grained reconfigurable architecture with floating-point support and comparative study,\u201d Integration <b>47<\/b> (2014) 232 (DOI: 10.1016\/j.vlsi.2013.08.003).","DOI":"10.1016\/j.vlsi.2013.08.003"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] B. Liu: <i>et al.<\/i>: \u201cA configuration compression approach for coarse-grain reconfigurable architecture for radar signal processing,\u201d International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery (2010) 448 (DOI: 10.1109\/CyberC.2014.83).","DOI":"10.1109\/CyberC.2014.83"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Shouyi, <i>et al.<\/i>: \u201cReducing configuration contexts for coarse-grained reconfigurable architecture,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2012) 121 (DOI: 10.1109\/ISCAS.2012.6271452).","DOI":"10.1109\/ISCAS.2012.6271452"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] F. Hanet al.: \u201cAn ultra-long FFT architecture implemented in a reconfigurable application specified processor,\u201d IEICE Electron. Express <b>13<\/b> (2016) (DOI: 10.1587\/elex.13.20160504).","DOI":"10.1587\/elex.13.20160504"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] K. Wanget al.: \u201cDesign and implementation of high performance matrix inversion based on reconfigurable processor,\u201d IEICE Electron. Express <b>13<\/b> (2016) (DOI: 10.1587\/elex.13.20160579).","DOI":"10.1587\/elex.13.20160579"},{"key":"14","unstructured":"[14] TMS320C6672 Multicore Fixed and Floating-Point DSP (2014) Lit. no. SPRS708E, Texas Instruments."},{"key":"15","unstructured":"[15] TMS320C66x DSP Library (2014) Lit. no. SPRC265, Texas Instruments."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/21\/13_13.20160893\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:17:30Z","timestamp":1498353450000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/21\/13_13.20160893\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":15,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160893","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}