{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T09:36:02Z","timestamp":1758274562707},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160930","type":"journal-article","created":{"date-parts":[[2016,11,8]],"date-time":"2016-11-08T17:07:47Z","timestamp":1478624867000},"page":"20160930-20160930","source":"Crossref","is-referenced-by-count":4,"title":["Satisfiability-based method for reconfiguring power efficient VLSI array"],"prefix":"10.1587","volume":"13","author":[{"given":"Junyan","family":"Qian","sequence":"first","affiliation":[{"name":"Guangxi Key Laboratory of Trusted Software, Guilin University of Electronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Cao","sequence":"additional","affiliation":[{"name":"Guangxi Key Laboratory of Trusted Software, Guilin University of Electronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia","family":"Hu","sequence":"additional","affiliation":[{"name":"Guangxi Key Laboratory of Trusted Software, Guilin University of Electronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingwei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Guangxi Key Laboratory of Trusted Software, Guilin University of Electronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhoubo","family":"Xu","sequence":"additional","affiliation":[{"name":"Guangxi Key Laboratory of Trusted Software, Guilin University of Electronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhide","family":"Zhou","sequence":"additional","affiliation":[{"name":"Guangxi Key Laboratory of Trusted Software, Guilin University of Electronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. J. Chuang and L. C. Yao: \u201cAn efficient reconfiguration scheme for fault-tolerant meshes,\u201d Inf. Sci. <b>172<\/b> (2005) 309 (DOI: 10.1016\/j.ins.2004.05.003).","DOI":"10.1016\/j.ins.2004.05.003"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] I. Takanami and T. Horita: \u201cA built-in circuit for self-repairing mesh-connected processor arrays by direct spare replacement,\u201d IEEE 18th Pacific Rim International Symposium on Dependable Computing, PRDC 2012 (2012) 96 (DOI: 10.1109\/PRDC.2012.11).","DOI":"10.1109\/PRDC.2012.11"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Y. Kuo and I. Y. Chen: \u201cEfficient reconfiguration algorithms for degradable VLSI\/WSI arrays,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>11<\/b> (1992) 1289 (DOI: 10.1109\/43.170991).","DOI":"10.1109\/43.170991"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] C. P. Low and H. W. Leong: \u201cOn the reconfiguration of degradable VLSI\/WSI arrays,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>16<\/b> (1997) 1213 (DOI: 10.1109\/43.662684).","DOI":"10.1109\/43.662684"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C. P. Low: \u201cAn efficient reconfiguration algorithm for degradable VLSI\/WSI arrays,\u201d IEEE Trans. Comput. <b>49<\/b> (2000) 553 (DOI: 10.1109\/12.862215).","DOI":"10.1109\/12.862215"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] W. Jigang and T. Srikanthan: \u201cAn improved reconfiguration algorithm for degradable VLSI\/WSI arrays,\u201d J. Syst. Archit. <b>49<\/b> (2003) 23 (DOI: 10.1016\/S1383-7621(03)00041-9).","DOI":"10.1016\/S1383-7621(03)00041-9"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] W. Jiganget al.: \u201cPreprocessing and partial rerouting techniques for accelerating reconfiguration of degradable VLSI arrays,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 315 (DOI: 10.1109\/TVLSI.2008.2009057).","DOI":"10.1109\/TVLSI.2008.2009057"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Fukushi, <i>et al.<\/i>: \u201cA genetic approach for the reconfiguration of degradable processor arrays,\u201d 20th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2005) (2005) 63 (DOI: 10.1109\/DFTVS.2005.7).","DOI":"10.1109\/DFTVS.2005.7"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y. Fukushima, <i>et al.<\/i>: \u201cAn improved reconfiguration method for degradable processor arrays using genetic algorithm,\u201d 21th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2006) (2006) 353 (DOI: 10.1109\/DFT.2006.15).","DOI":"10.1109\/DFT.2006.15"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] W. Jigang and T. Srikanthan: \u201cReconfiguration algorithms for power efficient VLSI subarrays with four-port switches,\u201d IEEE Trans. Comput. <b>55<\/b> (2006) 243 (DOI: 10.1109\/TC.2006.43).","DOI":"10.1109\/TC.2006.43"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Wu and S. Thambipillai: \u201cReconfiguration of high performance vlsi sub-arrays,\u201d IEE Proc. Circ. Devices Syst. <b>153<\/b> (2006) 292 (DOI: 10.1049\/ip-cds:20050273).","DOI":"10.1049\/ip-cds:20050273"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] W. Jiganget al.: \u201cConstructing sub-arrays with shortinterconnects from degradable VLSI arrays,\u201d IEEE Trans. Parallel Distrib. Syst. <b>25<\/b> (2014) 929 (DOI: 10.1109\/TPDS.2013.114).","DOI":"10.1109\/TPDS.2013.114"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] J. Qianet al.: \u201cA interger programming method for constructing tightly coupled VLSI subarrays,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160359 (DOI: 10.1587\/elex.13.20160359).","DOI":"10.1587\/elex.13.20160359"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Marques-Silva: \u201cPractical applications of boolean satisfiability,\u201d 9th International Workshop on Discrete Event Systems, 2008. WODES 2008 (2008) 74 (DOI: 10.1109\/WODES.2008.4605925).","DOI":"10.1109\/WODES.2008.4605925"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Soos, <i>et al.<\/i>: <i>Extending SAT Solvers to Cryptographic Problems<\/i> (Springer Berlin Heidelberg, 2009).","DOI":"10.1007\/978-3-642-02777-2_24"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/23\/13_13.20160930\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T23:07:49Z","timestamp":1498345669000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/23\/13_13.20160930\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":15,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160930","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}