{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T07:32:52Z","timestamp":1648884772734},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160937","type":"journal-article","created":{"date-parts":[[2016,11,20]],"date-time":"2016-11-20T17:06:53Z","timestamp":1479661613000},"page":"20160937-20160937","source":"Crossref","is-referenced-by-count":0,"title":["A two-item floating point fused dot-product unit with latency reduced"],"prefix":"10.1587","volume":"13","author":[{"given":"Mingjiang","family":"Wang","sequence":"first","affiliation":[{"name":"Harbin Institute of Technology Shenzhen Graduate School"}]},{"given":"De","family":"Liu","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology Shenzhen Graduate School"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology Shenzhen Graduate School"}]},{"given":"Boya","family":"Zhao","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology Shenzhen Graduate School"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J. Sohn and E. E. Swartzlander: \u201cImproved architectures for a fused floating-point add-subtract unit,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 2285 (DOI: 10.1109\/TCSI.2012.2188955).","DOI":"10.1109\/TCSI.2012.2188955"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] D. Liuet al.: \u201cDelay-optimized floating point fused add-subtract unit,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150642 (DOI: 10.1587\/elex.12.20150642).","DOI":"10.1587\/elex.12.20150642"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] E. E. Swartzlander and H. H. M. Saleh: \u201cFFT implementation with fused floating-point operations,\u201d IEEE Trans. Comput. <b>61<\/b> (2012) 284 (DOI: 10.1109\/TC.2010.271).","DOI":"10.1109\/TC.2010.271"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. H. Min, <i>et al.<\/i>: \u201cA low-power dual-path floating-point fused add-subtract unit,\u201d 46th ACSSC Conf. Rec. (2012) 998 (DOI: 10.1109\/ACSSC.2012.6489167).","DOI":"10.1109\/ACSSC.2012.6489167"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Yao, <i>et al.<\/i>: \u201cA multi-path fused add-subtract unit for digital signal processing,\u201d IEEE Int. Conf. CSAE (2012) 448 (DOI: 10.1109\/CSAE.2012.6272991).","DOI":"10.1109\/CSAE.2012.6272991"},{"key":"6","unstructured":"[6] H. Saleh and E. E. Swartzlander: \u201cA floating-point fused add-subtract unit,\u201d 51st MWSCAS (2008) 519 (DOI: 10.1109\/MWSCAS.2008.4616850)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Yao, <i>et al.<\/i>: \u201cDual-path architecture of floating-point dot product computation,\u201d ICCSNT (2011) 2272 (DOI: 10.1109\/ICCSNT.2011.6182427).","DOI":"10.1109\/ICCSNT.2011.6182427"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Sohn and E. E. Swartzlander: \u201cImproved architectures for a floating-point fused dot product unit,\u201d Proc. Symp. Comput. Arith. (2013) 41 (DOI: 10.1109\/ARITH.2013.26).","DOI":"10.1109\/ARITH.2013.26"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Yun, <i>et al.<\/i>: \u201cA low complexity floating-point complex multiplier with a three-term dot-product unit,\u201d ICSPCC (2014) 549 (DOI: 10.1109\/ICSPCC.2014.6986253).","DOI":"10.1109\/ICSPCC.2014.6986253"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. H. Saleh and B. S. Mohammad: \u201cUniversal fused floating-point dot-product unit (UFDP),\u201d IDT (2013) (DOI: 10.1109\/IDT.2013.6727146).","DOI":"10.1109\/IDT.2013.6727146"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] A. Kaivani and S. Ko: \u201cFloating-point butterfly architecture based on binary signed-digit representation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 1208 (DOI: 10.1109\/TVLSI.2015.2437999).","DOI":"10.1109\/TVLSI.2015.2437999"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. Kaivani and S. Ko: \u201cArea efficient floating-point FFT butterfly architectures based on multi-operand adders,\u201d Electron. Lett. <b>51<\/b> (2015) 895 (DOI: 10.1049\/el.2015.0342).","DOI":"10.1049\/el.2015.0342"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] P. M. Seidel and G. Even: \u201cDelay-optimized implementation of IEEE floating-point addition,\u201d IEEE Trans. Comput. <b>53<\/b> (2004) 97 (DOI: 10.1109\/TC.2004.1261822).","DOI":"10.1109\/TC.2004.1261822"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] G. Even and P. M. Seidel: \u201cA comparison of three rounding algorithms for IEEE floating-point multiplication,\u201d IEEE Trans. Comput. <b>49<\/b> (2000) 638 (DOI: 10.1109\/12.863033).","DOI":"10.1109\/12.863033"},{"key":"15","unstructured":"[15] J. D. Bruguera and T. Lang: \u201cRounding in floating-point addition using a compound adder,\u201d Tech. Reports, University of Santiago de Compostela, Spain (2000)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] N. Burgess: \u201cThe flagged prefix adder for dual additions,\u201d Proc. SPIE <b>3461<\/b> (1998) 567 (DOI: 10.1117\/12.325715).","DOI":"10.1117\/12.325715"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/23\/13_13.20160937\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T00:03:17Z","timestamp":1498348997000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/23\/13_13.20160937\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":16,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160937","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}