{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T14:33:10Z","timestamp":1661178790579},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160990","type":"journal-article","created":{"date-parts":[[2016,11,14]],"date-time":"2016-11-14T17:09:56Z","timestamp":1479143396000},"page":"20160990-20160990","source":"Crossref","is-referenced-by-count":2,"title":["A priority-based selective bit dropping strategy to reduce DRAM and SRAM power in image processing"],"prefix":"10.1587","volume":"13","author":[{"given":"Xinghua","family":"Yang","sequence":"first","affiliation":[{"name":"Dept. of Electronic Engineering, Tsinghua University"}]},{"given":"Nanyang","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Information and Communication Engineering, Beijing University of Posts and Telecommunications"}]},{"given":"Yuanchang","family":"Chen","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Tsinghua University"}]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Tsinghua University"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Tsinghua University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Chenet al.: \u201cA Multi-accuracy-Level Approximate Memory Architecture Based on Data Significance Analysis,\u201d ISVLSI (2016) 385. (DOI: 10.1109\/ISVLSI.2016.84).","DOI":"10.1109\/ISVLSI.2016.84"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Zhou, <i>et al.<\/i>: \u201cLow-Power On-Chip Memory Design for Video Decoder Using Embedded Bus-Invert Coding,\u201d ISADS (2011) 251 (DOI: 10.1109\/ISADS.2011.33).","DOI":"10.1109\/ISADS.2011.33"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Joo, <i>et al.<\/i>: \u201cEnergy exploration and reduction of SDRAM memory systems,\u201d DAC (2002) 892 (DOI: 10.1109\/DAC.2002.1012748).","DOI":"10.1109\/DAC.2002.1012748"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] I. J. Changet al.: \u201cA Priority-Based 6T\/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications,\u201d IEEE TCSVT <b>21<\/b> (2011) 101 (DOI: 10.1109\/TCSVT.2011.2105550).","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Z. Liu, <i>et al.<\/i>: \u201cA 1.41W H.264\/AVC Real-Time Encoder SOC for HDTV1080P,\u201d VLSIC (2007) 12 (DOI: 10.1109\/VLSIC.2007.4342716).","DOI":"10.1109\/VLSIC.2007.4342716"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] V. Guptaet al.: \u201cLow-Power Digital Signal Processing Using Approximate Adders,\u201d IEEE TCAD <b>32<\/b> (2013) 124 (DOI: 10.1109\/TCAD.2012.2217962).","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. Shim, <i>et al.<\/i>: \u201cLow-energy off-chip SDRAM Memory Systems for Embedded Applications,\u201d TECS <b>2<\/b> (2003) 98 (DOI: 10.1145\/605459.605464).","DOI":"10.1145\/605459.605464"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Gao, <i>et al.<\/i>: \u201cLossless memory reduction and efficient frame storage architecture for HDTV video decoder,\u201d ICALIP (2008) 593 (DOI: 10.1109\/ICALIP.2008.4590164).","DOI":"10.1109\/ICALIP.2008.4590164"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] N. Gonget al.: \u201cUltra-Low Voltage Split-Data-Aware Embedded SRAM for Mobile Video Applications,\u201d IEEE TCSII <b>59<\/b> (2012) 883 (DOI: 10.1109\/TCSII.2012.2231018).","DOI":"10.1109\/TCSII.2012.2231018"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. Kwonet al.: \u201cHeterogeneous SRAM Cell Sizing for Low-Power H.264 Applications,\u201d IEEE TCSI <b>59<\/b> (2012) 2275 (DOI: 10.1109\/TCSI.2012.2185335).","DOI":"10.1109\/TCSI.2012.2185335"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] V. K. Chippa, <i>et al.<\/i>: \u201cScalable effort hardware design: exploiting algorithmic resilience for energy efficiency,\u201d DAC (2010) 555 (DOI: 10.1145\/1837274.1837411).","DOI":"10.1145\/1837274.1837411"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Yi, <i>et al.<\/i>: \u201cA partial memory protection scheme for higher effective yield of embedded memory for video data,\u201d ACSAC (2008) 1 (DOI: 10.1109\/APCSAC.2008.4625448).","DOI":"10.1109\/APCSAC.2008.4625448"},{"key":"13","unstructured":"[13] S. Sugiyamaet al.: \u201cImplementation and Evaluation of Architecture Using Lookup Table for Approximate Computing,\u201d IEICE Technical Report <b>114<\/b> (2015) 171."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. Liu, <i>et al.<\/i>: \u201cFlikker: saving DRAM refresh-power through critical data partitioning,\u201d ASPLOS (2012) 213 (DOI: 10.1145\/1961296.1950391).","DOI":"10.1145\/1961296.1950391"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] L. Changet al.: \u201cAn 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches,\u201d JSSC <b>43<\/b> (2008) 956 (DOI: 10.1109\/JSSC.2007.917509).","DOI":"10.1109\/JSSC.2007.917509"},{"key":"16","unstructured":"[16] Synopsys Inc: DesignCompiler and PrimeTime (2000)."},{"key":"17","unstructured":"[17] http:\/\/decsai.ugr.es\/cvg\/dbimagenes\/."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/23\/13_13.20160990\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T23:34:07Z","timestamp":1498347247000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/23\/13_13.20160990\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":17,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160990","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}