{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T23:14:42Z","timestamp":1649114082443},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.13.20161001","type":"journal-article","created":{"date-parts":[[2016,12,7]],"date-time":"2016-12-07T22:09:58Z","timestamp":1481148598000},"page":"20161001-20161001","source":"Crossref","is-referenced-by-count":0,"title":["VLSI implementation of the modified sign-error LMS adaptive algorithm"],"prefix":"10.1587","volume":"14","author":[{"given":"Ming","family":"Liu","sequence":"first","affiliation":[{"name":"Harbin Institute of Technology, Shenzhen"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingjiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Shenzhen"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"De","family":"Liu","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Shenzhen"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boya","family":"Zhao","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Shenzhen"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. K. Meher and S. Y. Park: \u201cCritical-path analysis and low-complexity implementation of the LMS adaptive algorithm,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 778 (DOI: 10.1109\/TCSI.2013.2284173).","DOI":"10.1109\/TCSI.2013.2284173"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. R. Shanbhag and K. K. Parhi: <i>Pipelined Adaptive Digital Filters<\/i> (Kluwer Academic Publishers, 1994) 1st ed. 274.","DOI":"10.1007\/978-1-4615-2678-0"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Matsubara, <i>et al.<\/i>: \u201cA new pipelined architecture of the LMS algorithm without degradation of convergence characteristics,\u201d Proc. IEEE ICASSP (1997) 4125 (DOI: 10.1109\/ICASSP.1997.604854).","DOI":"10.1109\/ICASSP.1997.604854"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. C. Douglaset al.: \u201cA pipelined LMS adaptive FIR filter architecture without adaptation delay,\u201d IEEE Trans. Signal Process. <b>46<\/b> (1998) 775 (DOI: 10.1109\/78.661345).","DOI":"10.1109\/78.661345"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. K. Meher and M. Maheshwari: \u201cA high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm,\u201d ISCAS (2011) 121 (DOI: 10.1109\/ISCAS.2011.5937516).","DOI":"10.1109\/ISCAS.2011.5937516"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Y. Yiet al.: \u201cHigh speed FPGA-based implementations of delayed-LMS filters,\u201d J. VLSI Signal Process. <b>39<\/b> (2005) 113 (DOI: 10.1023\/B:VLSI.0000047275.54691.be).","DOI":"10.1023\/B:VLSI.0000047275.54691.be"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] L.-K. Tinget al.: \u201cVirtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 86 (DOI: 10.1109\/TVLSI.2004.840403).","DOI":"10.1109\/TVLSI.2004.840403"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Y. Park and P. K. Meher: \u201cLow-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>60<\/b> (2013) 346 (DOI: 10.1109\/TCSII.2013.2251968).","DOI":"10.1109\/TCSII.2013.2251968"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] G. Longet al.: \u201cThe LMS algorithm with delayed coefficient adaptation,\u201d IEEE Trans. Acoust., Speech, Signal Process. <b>37<\/b> (1989) 1397 (DOI: 10.1109\/29.31293).","DOI":"10.1109\/29.31293"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] L.-D. Van and W.-S. Feng: \u201cAn efficient systolic architecture for the DLMS adaptive filter and its applications,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>48<\/b> (2001) 359 (DOI: 10.1109\/82.933794).","DOI":"10.1109\/82.933794"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. Liuet al.: \u201cDelay-optimized floating point fused add-subtract unit,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150642 (DOI: 10.1587\/elex.12.20150642).","DOI":"10.1587\/elex.12.20150642"},{"key":"12","unstructured":"[12] M. Lotfizad and H. S. Yazdi: \u201cModified clipped LMS algorithm,\u201d EURASIP J. Appl. Signal Process. <b>2005<\/b> (2005) 310205 (DOI: 10.1155\/ASP.2005.1229)."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Srinivasan, <i>et al.<\/i>: \u201cSplit-path fused floating point multiply accumulate (FPMAC),\u201d Proc. Symp. Comput. Arith. (2013) 17 (DOI: 10.1109\/ARITH.2013.32).","DOI":"10.1109\/ARITH.2013.32"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/7\/14_13.20161001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T05:27:44Z","timestamp":1498368464000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/7\/14_13.20161001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":13,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20161001","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}