{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,7]],"date-time":"2024-02-07T17:10:55Z","timestamp":1707325855479},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.13.20161020","type":"journal-article","created":{"date-parts":[[2016,12,25]],"date-time":"2016-12-25T17:09:49Z","timestamp":1482685789000},"page":"20161020-20161020","source":"Crossref","is-referenced-by-count":3,"title":["A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs"],"prefix":"10.1587","volume":"14","author":[{"given":"Junsub","family":"Yoon","sequence":"first","affiliation":[{"name":"Electronic and Electrical Engineering, Hongik University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seo Weon","family":"Heo","sequence":"additional","affiliation":[{"name":"Electronic and Electrical Engineering, Hongik University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongsun","family":"Kim","sequence":"additional","affiliation":[{"name":"Electronic and Electrical Engineering, Hongik University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Sohnet al.: \u201cA 1.2 V 30 nm 3.2 Gb\/s\/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 168 (DOI: 10.1109\/JSSC.2012.2213512).","DOI":"10.1109\/JSSC.2012.2213512"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] W.-J. Yun, <i>et al.<\/i>: \u201cA digital DLL with hybrid DCC using 2-step duty error extraction and 180\u00b0 phase aligner for 2.67 Gb\/S\/pin 16 Gb 4-H stack DDR4 SDRAM with TSVs,\u201d IEEE ISSCC Dig. Tech. Papers (2015) 396 (DOI: 10.1109\/ISSCC.2015.7063056).","DOI":"10.1109\/ISSCC.2015.7063056"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J.-H. Limet al.: \u201cA delay locked loop with a feedback edge combiner of duty-cycle corrector with a 20%\u201380% input duty cycle for SDRAMs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 141 (DOI: 10.1109\/TCSII.2015.2468911).","DOI":"10.1109\/TCSII.2015.2468911"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] H. Kanget al.: \u201cProcess variation tolerant all-digital 90 phase shift DLL for DDR3 interface,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 2186 (DOI: 10.1109\/TCSI.2012.2188943).","DOI":"10.1109\/TCSI.2012.2188943"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] G. K. Dehnget al.: \u201cClock-deskew buffer using a SAR-controlled delay-locked loop,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 1128 (DOI: 10.1109\/4.859501).","DOI":"10.1109\/4.859501"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] L. Wanget al.: \u201cAn implementation of fast-locking and wide-range 11-bit reversible SAR DLL,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 421 (DOI: 10.1109\/TCSII.2010.2048379).","DOI":"10.1109\/TCSII.2010.2048379"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] R. Yang and S. Liu: \u201cA 40\u2013550 MHz harmonic-free all-digital delay locked loop using a variable SAR algorithm,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 361 (DOI: 10.1109\/JSSC.2006.889381).","DOI":"10.1109\/JSSC.2006.889381"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Han and J. Kim: \u201cA high-resolution wide-range dual-loop digital delay-locked loop using a hybrid search algorithm,\u201d IEEE Asian Solid-State Circuits Conference (2012) 293 (DOI: 10.1109\/IPEC.2012.6522683).","DOI":"10.1109\/IPEC.2012.6522683"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Han, <i>et al.<\/i>: \u201cA 0.1\u20131.5 GHz all-digital phase inversion delay-locked loop,\u201d IEEE Asian Solid-State Circuits Conference (2013) 341 (DOI: 10.1109\/ASSCC.2013.6691052).","DOI":"10.1109\/ASSCC.2013.6691052"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] D.-H. Junget al.: \u201cAll-digital fast-locking delay-locked loop using a cyclic-locking loop for DRAM,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 1023 (DOI: 10.1109\/TCSII.2015.2456111).","DOI":"10.1109\/TCSII.2015.2456111"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Jeonet al.: \u201cA 66\u2013333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAM,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 2087 (DOI: 10.1109\/JSSC.2004.835809).","DOI":"10.1109\/JSSC.2004.835809"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] C.-Y. Yaoet al.: \u201cDesigning a SAR-Based all-digital delay-locked loop with constant acquisition cycles using a resettable delay line,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 567 (DOI: 10.1109\/TVLSI.2014.2313131).","DOI":"10.1109\/TVLSI.2014.2313131"},{"key":"13","unstructured":"[13] DDR3 SDRAM Standard: JEDSD79-3F (2012) https:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d."},{"key":"14","unstructured":"[14] DDR4 SDRAM Standard: JEDSD79-4A (2013) https:\/\/www.jedec.org\/standards-documents\/results\/jesd79-4%20ddr4."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_13.20161020\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T02:46:13Z","timestamp":1498358773000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_13.20161020\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20161020","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}