{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T00:03:32Z","timestamp":1648685012176},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.13.20161116","type":"journal-article","created":{"date-parts":[[2016,12,7]],"date-time":"2016-12-07T22:10:18Z","timestamp":1481148618000},"page":"20161116-20161116","source":"Crossref","is-referenced-by-count":0,"title":["Built-in jitter measurement circuit for PLL based on variable vernier delay line"],"prefix":"10.1587","volume":"14","author":[{"given":"Zhikuang","family":"Cai","sequence":"first","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"},{"name":"National ASIC System Engineering Research Center, Southeast University"}]},{"given":"Haobo","family":"Xu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}]},{"given":"Shanwen","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Sunter and A. Roy: \u201cBIST for phase-locked loops in digital applications,\u201d IEEE Int. Test Conf. (1999) 532 (DOI: 10.1109\/TEST.1999.805777).","DOI":"10.1109\/TEST.1999.805777"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. H. Chan and G. W. Roberts: \u201cA jitter characterization system using a component-invariant vernier delay line,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 79 (DOI: 10.1109\/TVLSI.2003.820531).","DOI":"10.1109\/TVLSI.2003.820531"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Ishida, <i>et al.<\/i>: \u201cA programmable on-chip picosecond jitter-measurement circuit without a reference-clock input,\u201d IEEE Int. Solid-State Circuits Conf. Dig. (2005) 512 (DOI: 10.1109\/ISSCC.2005.1494094).","DOI":"10.1109\/ISSCC.2005.1494094"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] G. H. Li and H. P. Chou: \u201cA high resolution time-to-digital converter using two-level vernier delay line technique,\u201d IEEE Nuclear Science Symposium Conference Record (2007) 276 (DOI: 10.1109\/NSSMIC.2007.4436330).","DOI":"10.1109\/NSSMIC.2007.4436330"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. A. Jenkins, <i>et al.<\/i>: \u201cOn-chip circuit for measuring period jitter and skew of clock distribution networks,\u201d IEEE Custom Integr. Circuits Conf. (2007) 157 (DOI: 10.1109\/CICC.2007.4405703).","DOI":"10.1109\/CICC.2007.4405703"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Niitsuet al.: \u201cCMOS circuits to measure timing jitter using a self-referenced clock and a cascaded time difference amplifier with duty-cycle compensation,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2701 (DOI: 10.1109\/JSSC.2012.2211655).","DOI":"10.1109\/JSSC.2012.2211655"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] M. Tamaddon and A. Nabavi: \u201cA high resolution highly linear low spur fractional time-to-digital converter (FTDC) for ADPLL,\u201d IEICE Electron. Express <b>8<\/b> (2011) 311 (DOI: 10.1587\/elex.8.311).","DOI":"10.1587\/elex.8.311"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] T. Xia and J. C. Lo: \u201cTime-to-voltage converter for on-chip jitter measurement,\u201d IEEE Trans. Instrum. Meas. <b>52<\/b> (2003) 1738 (DOI: 10.1109\/TIM.2003.818731).","DOI":"10.1109\/TIM.2003.818731"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. S. Yooet al.: \u201cA 5.8-GHz high-frequency resolution digitally controlled oscillator using the difference between inversion and accumulation mode capacitance of pMOS varactors,\u201d IEEE Trans. Microw. Theory Techn. <b>59<\/b> (2011) 375 (DOI: 10.1109\/TMTT.2010.2095426).","DOI":"10.1109\/TMTT.2010.2095426"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Noseet al.: \u201cA 1-ps resolution jitter-measurement macro using interpolated jitter oversampling,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2911 (DOI: 10.1109\/JSSC.2006.884402).","DOI":"10.1109\/JSSC.2006.884402"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Xia, <i>et al.<\/i>: \u201cSelf-refereed on-chip jitter measurement circuit using Vernier oscillators,\u201d IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (2005) 218 (DOI: 10.1109\/ISVLSI.2005.66).","DOI":"10.1109\/ISVLSI.2005.66"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] J. C. Hsuet al.: \u201cBIST for measuring clock jitter of charge-pump phase-locked loops,\u201d IEEE Trans. Instrum. Meas. <b>57<\/b> (2008) 276 (DOI: 10.1109\/TIM.2007.910109).","DOI":"10.1109\/TIM.2007.910109"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T. Hashimoto, <i>et al.<\/i>: \u201cTime-to-digital converter with vernier delay mismatch compensation for high resolution on-die clock jitter measurement,\u201d IEEE Symposium on VLSI Circuits (2008) 166 (DOI: 10.1109\/VLSIC.2008.4585992).","DOI":"10.1109\/VLSIC.2008.4585992"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] K. H. Chenget al.: \u201cBuilt-in jitter measurement circuit with calibration techniques for a 3-GHz clock generator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1325 (DOI: 10.1109\/TVLSI.2010.2052377).","DOI":"10.1109\/TVLSI.2010.2052377"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/3\/14_13.20161116\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T05:27:45Z","timestamp":1498368465000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/3\/14_13.20161116\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20161116","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}