{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T02:59:08Z","timestamp":1648522748995},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20160901","type":"journal-article","created":{"date-parts":[[2017,1,5]],"date-time":"2017-01-05T17:06:42Z","timestamp":1483636002000},"page":"20160901-20160901","source":"Crossref","is-referenced-by-count":3,"title":["Enhanced 3 \u00d7 VDD-tolerant ESD clamp circuit with stacked configuration"],"prefix":"10.1587","volume":"14","author":[{"given":"Xiaoyun","family":"Li","sequence":"first","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houpeng","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qian","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Lei","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Fan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiajun","family":"Hu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Tian","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics (Shanghai Institute of Microsystem and Information Technology), Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. D. Ker and C. T. Wang: \u201cDesign of high-voltage-tolerant ESD protection circuit in low-voltage CMOS processes,\u201d IEEE Trans. Device Mater. Rel. <b>9<\/b> (2009) 49 (DOI: 10.1109\/TDMR.2008.2008639).","DOI":"10.1109\/TDMR.2008.2008639"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. D. Ker and C. Y. Lin: \u201cHigh-voltage-tolerant ESD clamp circuit with low standby leakage in nanoscale CMOS process,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 1636 (DOI: 10.1109\/TED.2010.2049072).","DOI":"10.1109\/TED.2010.2049072"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. D. Keret al.: \u201cOverview and design of mixed voltage I\/O buffers with low-voltage thin-oxide CMOS transistors,\u201d IEEE Trans. Circuits Syst. <b>53<\/b> (2006) 1934 (DOI: 10.1109\/TCSI.2006.882816).","DOI":"10.1109\/TCSI.2006.882816"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Luoet al.: \u201cOxide reliability of drain engineered I\/O NMOS from hot carrier injection,\u201d IEEE Electron Device Lett. <b>24<\/b> (2003) 686 (DOI: 10.1109\/LED.2003.818890).","DOI":"10.1109\/LED.2003.818890"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C. Y. Yeh and M. D. Ker: \u201cNew design of 2\u00d7VDD-tolerant power-rail ESD clamp circuit for mixed-voltage I\/O buffers in 65-nm CMOS technology,\u201d IEEE Trans. Circuits Syst. <b>59<\/b> (2012) 178 (DOI: 10.1109\/TCSII.2012.2184372).","DOI":"10.1109\/TCSII.2012.2184372"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Suzuki, <i>et al.<\/i>: \u201cA study of ESD robustness of cascoded NMOS driver,\u201d EOS\/ESD Symp. (2007) 403 (DOI: 10.1109\/EOSESD.2007.4401779).","DOI":"10.1109\/EOSESD.2007.4401779"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. X. Liuet al.: \u201cTwo ESD detection circuits for 3\u00d7VDD-tolerant I\/O buffer in low-voltage CMOS processes with low leakage currents,\u201d IEEE Trans. Device Mater. Rel. <b>13<\/b> (2013) 319 (DOI: 10.1109\/TDMR.2012.2218606).","DOI":"10.1109\/TDMR.2012.2218606"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K. Yuet al.: \u201cEnhanced ESD clamp for antenna switch controller with SOI CMOS technology,\u201d Electron. Lett. <b>51<\/b> (2015) 871 (DOI: 10.1049\/el.2014.4160).","DOI":"10.1049\/el.2014.4160"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] W. R. Anderson and D. B. Krakauer: \u201cESD protection for mixed-voltage I\/O using NMOS transistors stacked in a cascode configuration,\u201d Microelectron. Reliab. <b>39<\/b> (1999) 1521 (DOI: 10.1016\/S0026-2714(99)00076-1).","DOI":"10.1016\/S0026-2714(99)00076-1"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. G. Khazhinsky, <i>et al.<\/i>: \u201cEngineering single NMOS and PMOS output buffers for maximum failure voltage in advanced CMOS technologies,\u201d EOS\/ESD Symp. (2000) 1 (DOI: 10.1109\/EOSESD.2004.5272600).","DOI":"10.1109\/EOSESD.2004.5272600"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M. D. Ker and W. J. Chang: \u201cESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I\/O buffers,\u201d IEEE Trans. Electron Devices <b>55<\/b> (2008) 1409 (DOI: 10.1109\/TED.2008.920972).","DOI":"10.1109\/TED.2008.920972"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_14.20160901\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T03:24:15Z","timestamp":1498361055000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_14.20160901\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":11,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20160901","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}