{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T04:14:32Z","timestamp":1648786472502},"reference-count":24,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20161184","type":"journal-article","created":{"date-parts":[[2017,1,12]],"date-time":"2017-01-12T17:11:17Z","timestamp":1484241077000},"page":"20161184-20161184","source":"Crossref","is-referenced-by-count":3,"title":["Optimal horizon size for unbiased finite memory digital phase-locked loop"],"prefix":"10.1587","volume":"14","author":[{"given":"Sung Hyun","family":"You","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea University"}]},{"given":"Jung Min","family":"Pak","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Wonkwang University"}]},{"given":"Jeong Hoon","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] W. C. Lindsey and C. M. Chie: \u201cA survey of digital phase-locked loops,\u201d Proc. IEEE <b>69<\/b> (1981) 410 (DOI: 10.1109\/PROC.1981.11986).","DOI":"10.1109\/PROC.1981.11986"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] P. Heydari: \u201cAnalysis of the PLL jitter due to power\/ground and substrate noise,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>51<\/b> (2004) 2404 (DOI: 10.1109\/TCSI.2004.838240).","DOI":"10.1109\/TCSI.2004.838240"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] C. H. Leeet al.: \u201cA supply noise insensitive PLL design through PWL behavioral modeling and simulation,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>48<\/b> (2001) 1137 (DOI: 10.1109\/82.988939).","DOI":"10.1109\/82.988939"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] R. R. Manikandan and B. Amrutur: \u201cExperimental study on substrate noise effect of a pulsed clocking scheme on PLL performance,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>60<\/b> (2013) 852 (DOI: 10.1109\/TCSII.2013.2281942).","DOI":"10.1109\/TCSII.2013.2281942"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. Patapoutian: \u201cOn phase-locked loops and Kalman filters,\u201d IEEE Trans. Commun. <b>47<\/b> (1999) 670 (DOI: 10.1109\/26.768758).","DOI":"10.1109\/26.768758"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. R. Al-araji, <i>et al.<\/i>: <i>Digital Phase Lock Loops: Architectures and Applications<\/i> (Springer, 2006).","DOI":"10.1007\/978-0-387-32864-5"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] P. F. Driessen: \u201cDPLL bit synchronizer with rapid acquisition using adaptive Kalman filtering techniques,\u201d IEEE Trans. Commun. <b>42<\/b> (1994) 2673 (DOI: 10.1109\/26.317406).","DOI":"10.1109\/26.317406"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] B. Kim: \u201cDual-loop DPLL gear-shifting algorithm for fast synchronization,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>44<\/b> (1997) 577 (DOI: 10.1109\/82.598428).","DOI":"10.1109\/82.598428"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] B. Chunet al.: \u201cDesign of variable loop gains of dual-loop DPLL,\u201d IEEE Trans. Commun. <b>45<\/b> (1997) 1520 (DOI: 10.1109\/26.650226).","DOI":"10.1109\/26.650226"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. H. Youet al.: \u201cUnbiased finite-memory digital phase-locked loop,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 798 (DOI: 10.1109\/TCSII.2016.2531138).","DOI":"10.1109\/TCSII.2016.2531138"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] C. K. Ahnet al.: \u201cA new approach on design of a digital phase-locked loop,\u201d IEEE Signal Process. Lett. <b>23<\/b> (2016) 600 (DOI: 10.1109\/LSP.2016.2542291).","DOI":"10.1109\/LSP.2016.2542291"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Zhao and Y. S. Shmaliy: \u201cFast computation of discrete optimal FIR estimates in white gaussian noise,\u201d IEEE Signal Process. Lett. <b>22<\/b> (2015) 718 (DOI: 10.1109\/LSP.2014.2368777).","DOI":"10.1109\/LSP.2014.2368777"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. S. Shmaliy: \u201cUnbiased FIR filtering of discrete-time polynomial state-space models,\u201d IEEE Trans. Signal Process. <b>57<\/b> (2009) 1241 (DOI: 10.1109\/TSP.2008.2010640).","DOI":"10.1109\/TSP.2008.2010640"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. S. Shmaliy: \u201cLinear optimal FIR estimation of discrete time-invariant state-space models,\u201d IEEE Trans. Signal Process. <b>58<\/b> (2010) 3086 (DOI: 10.1109\/TSP.2010.2045422).","DOI":"10.1109\/TSP.2010.2045422"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. S. Shmaliy and O. Ibarra-Manzano: \u201cOptimal finite impulse response estimation of linear models in receiver channels with imbedded digital signal units,\u201d IET Signal Process. <b>6<\/b> (2012) 281 (DOI: 10.1049\/iet-spr.2010.0285).","DOI":"10.1049\/iet-spr.2010.0285"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] F. Ramirez-Echeverriaet al.: \u201cOptimal memory of discrete-time FIR filters in state-space,\u201d IEEE Trans. Signal Process. <b>62<\/b> (2014) 557 (DOI: 10.1109\/TSP.2013.2290504).","DOI":"10.1109\/TSP.2013.2290504"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] C. K. Ahnet al.: \u201cDeadbeat dissipative FIR filtering,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1210 (DOI: 10.1109\/TCSI.2016.2573281).","DOI":"10.1109\/TCSI.2016.2573281"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] C. K. Ahnet al.: \u201cReceding horizon <i>l<\/i><sub>2<\/sub> \u2212 <i>l<\/i><sub>\u221e<\/sub> FIR filter with imbedded deadbeat property,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs (DOI: 10.1109\/TCSII.2016.2555038).","DOI":"10.1109\/TCSII.2016.2555038"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] C. K. Ahn, P. Shi, and M. V. Basin: \u201cTwo-dimensional dissipative control and filtering for Roesser model,\u201d IEEE Trans. Autom. Control, <b>60<\/b> (2015) 1089 (DOI: 10.1109\/TAC.2015.2398887).","DOI":"10.1109\/TAC.2015.2398887"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] J. M. Paket al.: \u201cSwitching extensible FIR filter bank for adaptive horizon state estimation with application,\u201d IEEE Trans. Contr. Syst. Technol. <b>24<\/b> (2016) 1052 (DOI: 10.1109\/TCST.2015.2472990).","DOI":"10.1109\/TCST.2015.2472990"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] J. M. Paket al.: \u201cMaximum likelihood FIR filter for visual object tracking,\u201d Neurocomputing <b>216<\/b> (2016) 543 (DOI: 10.1016\/j.neucom.2016.07.047).","DOI":"10.1016\/j.neucom.2016.07.047"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] J. M. Paket al.: \u201cHorizon group shift FIR filter: alternative nonlinear filter using finite recent measurements,\u201d Measurement <b>57<\/b> (2014) 33 (DOI: 10.1016\/j.measurement.2014.07.007).","DOI":"10.1016\/j.measurement.2014.07.007"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] J. M. Paket al.: \u201cFuzzy horizon group shift FIR filtering for nonlinear systems with Takagi-Sugeno model,\u201d Neurocomputing <b>174<\/b> (2016) 1013 (DOI: 10.1016\/j.neucom.2015.10.029).","DOI":"10.1016\/j.neucom.2015.10.029"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] C. K. Ahnet al.: \u201cOptimal memory size formula for moving-average digital phase-locked loop,\u201d IEEE Signal Process. Lett. <b>23<\/b> (2016) 1844 (DOI: 10.1109\/LSP.2016.2623520).","DOI":"10.1109\/LSP.2016.2623520"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/3\/14_14.20161184\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:06:59Z","timestamp":1498363619000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/3\/14_14.20161184\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":24,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20161184","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}