{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T13:43:11Z","timestamp":1709300591213},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20161194","type":"journal-article","created":{"date-parts":[[2017,2,14]],"date-time":"2017-02-14T22:08:13Z","timestamp":1487110093000},"page":"20161194-20161194","source":"Crossref","is-referenced-by-count":3,"title":["A unified system level error model of crosstalk and electromigration for on-chip interconnect"],"prefix":"10.1587","volume":"14","author":[{"given":"Hyeonggeon","family":"Lee","sequence":"first","affiliation":[{"name":"School of Information and Communication Eng., Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jong Kang","family":"Park","sequence":"additional","affiliation":[{"name":"School of Information and Communication Eng., Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jong Tae","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Information and Communication Eng., Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] T. Nikolicet al.: \u201cLow-power fault-tolerant interconnect method based on LCDMA and duplication,\u201d Microelectron. Reliab. <b>55<\/b> (2015) 272 (DOI: 10.1016\/j.microrel.2014.09.029).","DOI":"10.1016\/j.microrel.2014.09.029"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] X. Bai and S. Dey: \u201cHigh-level crosstalk defect simulation methodology for system-on-chip interconnects,\u201d IEEE Trans. Comput. Aided Design IC Syst. <b>23<\/b> (2004) 1355 (DOI: 10.1109\/TCAD.2004.833612).","DOI":"10.1109\/TCAD.2004.833612"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Y. Ogasaharaet al.: \u201cQuantitative prediction of on-chip capacitive and inductive crosstalk noise and tradeoff between wire cross-sectional area and inductive crosstalk effect,\u201d IEICE Trans. Fundamentals <b>E90-A<\/b> (2007) 724 (DOI: 10.1093\/ietfec\/e90-a.4.724).","DOI":"10.1093\/ietfec\/e90-a.4.724"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] D. Pamunuwaet al.: \u201cMaximizing throughput over parallel wire structures in the deep submicrometer regime,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>11<\/b> (2003) 224 (DOI: 10.1109\/TVLSI.2003.810800).","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"5","unstructured":"[5] D. Bekiaris, <i>et al.<\/i>: \u201cReliability breakdown analysis of an MP-SoC platform due to interconnect wear-out,\u201d Proc. of the 2nd Workshop on the Design For Reliability, HIPEAC (2010)."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H.-B. Chen, <i>et al.<\/i>: \u201cInterconnect reliability modeling and analysis for multi-branch interconnect trees,\u201d Proc. 52nd Annu. Des. Autom. Conf.-DAC\u201915 (2015) (DOI: 10.1145\/2744769.2747953).","DOI":"10.1145\/2744769.2747953"},{"key":"7","unstructured":"[7] L. Zheng, <i>et al.<\/i>: \u201cAccurate a priori signal integrity estimation using a multilevel dynamic interconnect model for deep submicron VLSI design,\u201d ESSCIRC (2000) 352."},{"key":"8","unstructured":"[8] D. M. Sylvester and J. G. Mcbride: \u201cOn-chip cross talk noise model for deep-submicrometer ULSI interconnect,\u201d Hewlett-Packard J. (1998) 39."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Lienig and G. Jerke: \u201cEmbedded tutorial: Electromigration-aware physical design of integrated circuits,\u201d VLSI Des. (2005) 77 (DOI: 10.1109\/ICVD.2005.88).","DOI":"10.1109\/ICVD.2005.88"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Agarwalet al.: \u201cStatistical interconnect metrics for physical-design optimization,\u201d IEEE Trans. Comput. Aided Design IC Syst. <b>25<\/b> (2006) 1273 (DOI: 10.1109\/TCAD.2005.855954).","DOI":"10.1109\/TCAD.2005.855954"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/5\/14_14.20161194\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T10:32:29Z","timestamp":1498386749000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/5\/14_14.20161194\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20161194","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}