{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T05:25:26Z","timestamp":1649049926334},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20161220","type":"journal-article","created":{"date-parts":[[2017,2,8]],"date-time":"2017-02-08T22:12:03Z","timestamp":1486591923000},"page":"20161220-20161220","source":"Crossref","is-referenced-by-count":0,"title":["Multi-core architecture with asynchronous clocks to prevent power analysis attacks"],"prefix":"10.1587","volume":"14","author":[{"given":"Yuan","family":"Du","sequence":"first","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Ye","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiliang","family":"Jing","sequence":"additional","affiliation":[{"name":"Shanghai Xinchu Integrated Circuit Incorporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenhua","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Xinchu Integrated Circuit Incorporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyun","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bomy","family":"Chen","sequence":"additional","affiliation":[{"name":"Shanghai Xinchu Integrated Circuit Incorporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. Kocher, <i>et al.<\/i>: \u201cDifferential power analysis,\u201d CRYPTO LNCS <b>1666<\/b> (1999) 388 (DOI: 10.1007\/3-540-48405-1_25).","DOI":"10.1007\/3-540-48405-1_25"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] E. Brier, <i>et al.<\/i>: \u201cCorrelation power analysis with a leakage model,\u201d CHES LNCS <b>3156<\/b> (2004) 16 (DOI: 10.1007\/978-3-540-28632-5_2).","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Suzukiet al.: \u201cRandom switching logic: A new countermeasure against DPA and second-order DPA at the logic level,\u201d IEICE Trans. Fundamentals <b>E90-A<\/b> (2007) 160 (DOI: 10.1093\/ietfec\/e90-a.1.160).","DOI":"10.1093\/ietfec\/e90-a.1.160"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Takahashi and T. Matsumoto: \u201cA proper security analysis method for CMOS cryptographic circuits,\u201d IEICE Electron. Express <b>9<\/b> (2012) 458 (DOI: 10.1587\/elex.9.458).","DOI":"10.1587\/elex.9.458"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. Tiri and I. Verbauwhede: \u201cA logic level design methodology for a secure DPA resistant ASIC or FPGA implementation,\u201d DATE (2004) 246 (DOI: 10.1109\/DATE.2004.1268856).","DOI":"10.1109\/DATE.2004.1268856"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] N. Kamoun, <i>et al.<\/i>: \u201cCorrelated power noise generator as a low cost DPA countermeasures to secure hardware AES cipher,\u201d SCS (2009) (DOI: 10.1109\/ICSCS.2009.5412604).","DOI":"10.1109\/ICSCS.2009.5412604"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Baddam and M. Zwolinski: \u201cEvaluation of dynamic voltage and frequency scaling as a differential power analysis countermeasure,\u201d VLSID (2007) 854 (DOI: 10.1109\/VLSID.2007.79).","DOI":"10.1109\/VLSID.2007.79"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Menicocci, <i>et al.<\/i>: \u201cExperiments on two clock countermeasures against power analysis attacks,\u201d MIXDES (2014) (DOI: 10.1109\/MIXDES.2014.6872188).","DOI":"10.1109\/MIXDES.2014.6872188"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. H. Boey, <i>et al.<\/i>: \u201cRandom clock against differential power analysis,\u201d APCCAS (2010) 756 (DOI: 10.1109\/APCCAS.2010.5774887).","DOI":"10.1109\/APCCAS.2010.5774887"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Q. Tian, <i>et al.<\/i>: \u201cPower trace alignment for cryptosystems featuring random frequency countermeasures,\u201d ICDIPC (2012) 51 (DOI: 10.1109\/ICDIPC.2012.6257262).","DOI":"10.1109\/ICDIPC.2012.6257262"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] B. H. K. Chen, <i>et al.<\/i>: \u201cAn efficient architecture for zero overhead data en-\/decryption using reconfigurable cryptographic engine,\u201d FPT (2015) (DOI: 10.1109\/FPT.2015.7393116).","DOI":"10.1109\/FPT.2015.7393116"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] T. Wollinger and C. Paar: in <i>New Algorithms, Architectures and Applications for Reconfigurable Computing<\/i>, ed. P. Lysaght and W. Rosenstiel (Springer US, New York, 2005) 265.","DOI":"10.1007\/1-4020-3128-9_21"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/4\/14_14.20161220\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T10:08:04Z","timestamp":1498385284000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/4\/14_14.20161220\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20161220","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}