{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:26:07Z","timestamp":1780050367174,"version":"3.53.1"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20161279","type":"journal-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T21:00:53Z","timestamp":1491426053000},"page":"20161279-20161279","source":"Crossref","is-referenced-by-count":4,"title":["A 200 Mb\/s\u223c3.2 Gb\/s referenceless clock and data recovery circuit with bidirectional frequency detector"],"prefix":"10.1587","volume":"14","author":[{"given":"Nguyen Huu","family":"Tho","sequence":"first","affiliation":[{"name":"Dept. of Electronics Engineering, Inha University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyung-Sub","family":"Son","sequence":"additional","affiliation":[{"name":"Dept. of Electronics Engineering, Inha University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin-Ku","family":"Kang","sequence":"additional","affiliation":[{"name":"Dept. of Electronics Engineering, Inha University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] B. Stilling: \u201cBit rate and protocol independent clock and data recovery,\u201d Electron. Lett. <b>36<\/b> (2000) 824 (DOI: 10.1049\/el:20000603).","DOI":"10.1049\/el:20000603"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] R. J. Yanget al.: \u201cA 3.125 Gbps clock and data recovery circuit for 10-Gbase-LX4 ethernet,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 1356 (DOI: 10.1109\/JSSC.2004.831809).","DOI":"10.1109\/JSSC.2004.831809"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] R. J. Yanget al.: \u201cA 155.52 Mbps\u20133.125 Gbps continuous-rate clock-and-data-recovery circuit,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1380 (DOI: 10.1109\/JSSC.2006.874328).","DOI":"10.1109\/JSSC.2006.874328"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] D. Daltonet al.: \u201cA 12.5-Mb\/s to 2.7-Gb\/s continuous-rate CDR with automatic frequency acquisition and data-rate readback,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2713 (DOI: 10.1109\/JSSC.2005.856577).","DOI":"10.1109\/JSSC.2005.856577"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. S. Hwang, <i>et al.<\/i>: \u201cA 180-Mb\/s to 3.2-Gb\/s, continuous-rate, fast-locking CDR without using external reference clock,\u201d IEEE ASSCC (2007) 144 (DOI: 10.1109\/ASSCC.2007.4425751).","DOI":"10.1109\/ASSCC.2007.4425751"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S.-K. Lee, <i>et al.<\/i>: \u201cA 650 Mb\/s-to-8 Gb\/s referenceless CDR circuit with automatic acquisition of data rate,\u201d IEEE ISSCC Dig. Tech. Papers (2009) 184 (DOI: 10.1109\/ISSCC.2009.4977369).","DOI":"10.1109\/ISSCC.2009.4977369"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] N. Kocamanet al.: \u201cAn 8.5\u201311.5-Gbps SONET transceiver with referenceless frequency acquisition,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1875 (DOI: 10.1109\/JSSC.2013.2259033).","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C. L. Hsieh and S. I. Liu: \u201cA 1\u201316-Gb\/s wide-range clock\/data recovery circuit with a bidirectional frequency detector,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 487 (DOI: 10.1109\/TCSII.2011.2158719).","DOI":"10.1109\/TCSII.2011.2158719"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] R. Intiet al.: \u201cA 0.5-to-2.5 Gb\/s reference-less half-rate digital CDR with unlimited frequency acquisition range and improved input duty-cycle error tolerance,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 3150 (DOI: 10.1109\/JSSC.2011.2168872).","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G. Shuet al.: \u201cA 4-to-10.5 Gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 428 (DOI: 10.1109\/JSSC.2015.2497963).","DOI":"10.1109\/JSSC.2015.2497963"},{"key":"11","unstructured":"[11] B. Razavi: <i>Design of Integrated Circuits for Optical Communication Systems<\/i> (McGraw-Hill, New York, 2003) 310."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20161279\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T10:18:01Z","timestamp":1498385881000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20161279\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":11,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20161279","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}