{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T23:27:54Z","timestamp":1770679674188,"version":"3.49.0"},"reference-count":20,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20162004","type":"journal-article","created":{"date-parts":[[2017,1,24]],"date-time":"2017-01-24T22:12:16Z","timestamp":1485295936000},"page":"20162004-20162004","source":"Crossref","is-referenced-by-count":6,"title":["Tamper-resistant cryptographic hardware"],"prefix":"10.1587","volume":"14","author":[{"given":"Takeshi","family":"Fujino","sequence":"first","affiliation":[{"name":"Department of Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takaya","family":"Kubota","sequence":"additional","affiliation":[{"name":"Research Organization of Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuru","family":"Shiozaki","sequence":"additional","affiliation":[{"name":"Research Organization of Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Mangard, <i>et al.<\/i>: <i>Power Analysis Attacks<\/i> (Springer-Verlag, 2007)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J. Bl\u00f6mer and J.-P. Seifert: \u201cFault based cryptanalysis of the advanced encryption standard (AES),\u201d Financial Cryptography, LNCS <b>2742<\/b> (2003) 162 (DOI: 10.1007\/978-3-540-45126-6_12).","DOI":"10.1007\/978-3-540-45126-6_12"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. Zhanget al.: \u201cAgainst fault attacks based on random infection mechanism,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160872 (DOI: 10.1587\/elex.13.20160872).","DOI":"10.1587\/elex.13.20160872"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] R. Novak: \u201cSPA-based adaptive chosen-ciphertext attack on RSA implementation,\u201d Public Key Cryptography, LNCS <b>2274<\/b> (2002) 252 (DOI: 10.1007\/3-540-45664-3_18).","DOI":"10.1007\/3-540-45664-3_18"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C. Paar and J. Pelzl: <i>Understanding Cryptography<\/i> (Springer, 2010)","DOI":"10.1007\/978-3-642-04101-3"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] P. Kocher, <i>et al.<\/i>: \u201cDifferential power analysis,\u201d CRYPTO 1999, LNCS <b>1666<\/b> (1999) 388.","DOI":"10.1007\/3-540-48405-1_25"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] E. Brier, <i>et al.<\/i>: \u201cCorrelation power analysis with a leakage model,\u201d CHES 2004, LNCS <b>3156<\/b> (2004) 16 (DOI: 10.1007\/978-3-540-28632-5_2).","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"8","unstructured":"[8] T. Nakai, <i>et al.<\/i>: \u201cEvaluation of on-chip decoupling capacitor\u2019s effect on AES cryptographic circuit,\u201d Synthesis And System Integration of Mixed Information Technologies (2013) 13."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Tiri and I. Vebauwhede: \u201cA logic level design methodology for a secure DPA resistant ASIC or FPGA implementation,\u201d Design Automation and Test in Europe (2004) 246.","DOI":"10.1109\/DATE.2004.1268856"},{"key":"10","unstructured":"[10] E. Trichina: \u201cCombinational logic design for AES SubByte transformation on masked data,\u201d Cryptology e-Print Archive, 2003\/236 (2003)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Popp and S. Mangard: \u201cMasked dual-rail precharge logic: DPA-resistance without routing constrain,\u201d Proc. CHES 2005, LNCS <b>4249<\/b> (2006) 172 (DOI: 10.1007\/11545262_13).","DOI":"10.1007\/11545262_13"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M. Saeki, <i>et al.<\/i>: \u201cA design methodology for a DPA resistant cryptographic LSI with RSL techniques,\u201d Proc. CHES 2009, LNCS <b>5747<\/b> (2009) 189 (DOI: 10.1007\/978-3-642-04138-9_14).","DOI":"10.1007\/978-3-642-04138-9_14"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Takahashi and T. Matsumoto: \u201cA proper security analysis method for CMOS cryptographic circuits,\u201d IEICE Electron. Express <b>9<\/b> (2012) 458 (DOI: 10.1587\/elex.9.458).","DOI":"10.1587\/elex.9.458"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Nikova, <i>et al.<\/i>: \u201cThreshold implementations against side-channel attacks and glitches,\u201d Proc. ICICS 2006, LNCS <b>4307<\/b> (2006) 529 (DOI: 10.1007\/11935308_38).","DOI":"10.1007\/11935308_38"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Nassar, <i>et al.<\/i>: \u201cRSM: a small and fast countermeasure for AES, secure against 1st and 2nd-order Zero-Offset SCAs,\u201d Design Automation and Test in Europe (2012) 1173 (DOI: 10.1109\/DATE.2012.6176671).","DOI":"10.1109\/DATE.2012.6176671"},{"key":"16","unstructured":"[16] D. Tsutsumi, <i>et al.<\/i>: \u201cPower analysis attacks on AES using RSM countermeasure,\u201d Nonlinear Circuit and Signal Processing (2015) 306."},{"key":"17","unstructured":"[17] M. Shibatani, <i>et al.<\/i>: \u201cPower analysis resistant IP core using IO-masked dual-rail ROM for easy implementation into low-power area-efficient cryptographic LSIs,\u201d Synthesis And System Integration of Mixed Information Technologies (2013) 82."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] T. Sugawara, <i>et al.<\/i>: \u201cOn measurable side-channel leaks inside ASIC design primitives,\u201d CHES 2013, LNCS <b>8086<\/b> (2013) 159 (DOI: 10.1007\/978-3-642-40349-1_10).","DOI":"10.1007\/978-3-642-40349-1_10"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] T. Nakai, <i>et al.<\/i>: \u201cSide-channel attack resistant AES cryptographic circuits with ROM reducing address-dependent EM leaks,\u201d Digest Paper of The IEEE International Symposium on Circuits and Systems (2014) 2547 (DOI: 10.1109\/ISCAS.2014.6865692).","DOI":"10.1109\/ISCAS.2014.6865692"},{"key":"20","unstructured":"[20] S. Ukai, <i>et al.<\/i>: \u201cTamper-resistant AES cryptographic circuit utilizing hybrid masking dual-rail ROM,\u201d Nonlinear Circuits, Communications and Signal Processing (2013) 101."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_14.20162004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T23:14:40Z","timestamp":1568762080000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_14.20162004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20162004","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}