{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T01:58:54Z","timestamp":1791338334723,"version":"4.3.1"},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20162005","type":"journal-article","created":{"date-parts":[[2017,1,24]],"date-time":"2017-01-24T22:12:27Z","timestamp":1485295947000},"page":"20162005-20162005","source":"Crossref","is-referenced-by-count":6,"title":["Protecting cryptographic integrated circuits with side-channel information"],"prefix":"10.1587","volume":"14","author":[{"given":"Makoto","family":"Nagata","sequence":"first","affiliation":[{"name":"Graduate School of Science, Technology and Innovation, Kobe University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daisuke","family":"Fujimoto","sequence":"additional","affiliation":[{"name":"Graduate School of System Informatics, Kobe University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Noriyuki","family":"Miura","sequence":"additional","affiliation":[{"name":"Graduate School of System Informatics, Kobe University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu-ichi","family":"Hayashi","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, Tohoku Gakuin University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazuo","family":"Sakiyama","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, University of Electro-Communications"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] <i>Secure Integrated Circuits and Systems<\/i>, ed. I. Verbauwhede (Springer, 2010) (ISBN 978-0-387-71829-3)."},{"key":"2","unstructured":"[2] <i>Introduction to Hardware Security and Trust<\/i>, ed. M. Tehranipoor and C. Wang (Springer, 2012) (ISBN 978-1-4419-8080-9)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Sakiyama, <i>et al.<\/i>: <i>Security of Block Ciphers: From Algorithm Design to Hardware Implementation<\/i> (Wiley, 2015) (ISBN: 978-1-118-66001-0).","DOI":"10.1002\/9781118660027"},{"key":"4","unstructured":"[4] ERAI, Inc.: http:\/\/www.erai.com\/."},{"key":"5","unstructured":"[5] \u201cTop 5 Most Counterfeited Parts Represent a $169 Billion Potential Challenge for Global Semiconductor Market,\u201d http:\/\/press.ihs.com\/press-release\/design-supply-chain\/top-5-most-counterfeited-parts-represent-169-billion-potential-cha."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Villasenor and G. M. Tehranipoor: \u201cChop-shop electronics,\u201d IEEE Spectr., pp. 40\u201345, Oct. 2013, http:\/\/spectrum.ieee.org\/semiconductors\/processors\/the-hidden-dangers-of-chopshop-electronics.","DOI":"10.1109\/MSPEC.2013.6607015"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. Gorman: \u201cCounterfeit chips on the rise,\u201d IEEE spectrum, Web article, 2012, http:\/\/spectrum.ieee.org\/computing\/hardware\/counterfeit-chips-on-the-rise.","DOI":"10.1109\/MSPEC.2012.6203952"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M. Nagata: \u201cIC chip authentication and guarantee \u2014 as root problems of hardware security \u2014,\u201d IEICE Fundamentals Review <b>8<\/b> (2015) 177 (in Japanese) (DOI: 10.1587\/essfr.8.177).","DOI":"10.1587\/essfr.8.177"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] P. Kocher: \u201cTiming attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems,\u201d CRYPTO 1996, Lecture Notes in Computer Science <b>1109<\/b> (1996) 104 (DOI: 10.1007\/3-540-68697-5_9).","DOI":"10.1007\/3-540-68697-5_9"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] P. Kocher, <i>et al.<\/i>: \u201cDifferential power analysis,\u201d CRYPTO 1999, Lecture Notes in Computer Science <b>1666<\/b> (1999) 388 (DOI: 10.1007\/3-540-48405-1_25).","DOI":"10.1007\/3-540-48405-1_25"},{"key":"11","unstructured":"[11] S. Mangard, <i>et al.<\/i>: <i>Power Analysis Attacks \u2014 Revealing the Secrets of Smart Cards<\/i> (Springer, 2007) (ISBN 978-0-387-38162-6)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] D. Fujimotoet al.: \u201cPower noise measurements of cryptographic VLSI circuits regarding side-channel information leakage,\u201d IEICE Trans. Electron. <b>E97-C<\/b> (2014) 272 (DOI: 10.1587\/transele.E97.C.272).","DOI":"10.1587\/transele.E97.C.272"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Tokunaga and D. Blaauw: \u201cSecure AES engine with a local switched-capacitor current equalizer,\u201d Dig. Tech. Papers, IEEE Intl. Solid-State Circuits Conference (2009) 64 (DOI: 10.1109\/ISSCC.2009.4977309).","DOI":"10.1109\/ISSCC.2009.4977309"},{"key":"14","unstructured":"[14] N. Miura, <i>et al.<\/i>: \u201cAn intermittent-driven supply-current equalizer for 11\u00d7 and 4\u00d7 power-overhead savings in CPA-resistant 128bit AES cryptographic processor,\u201d Proc. 2014 IEEE Asian Solid-State Circuits (2014) 225 (DOI: 10.1109\/ASSCC.2014.7008901)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] N. Miura, <i>et al.<\/i>: \u201cA local EM-analysis attack resistant cryptographic engine with fully-digital oscillator-based tamper-access sensor,\u201d Dig. Tech. Papers, IEEE Symposium on VLSI Circuits (2014) 172 (DOI: 10.1109\/VLSIC.2014.6858423).","DOI":"10.1109\/VLSIC.2014.6858423"},{"key":"16","unstructured":"[16] K. Tiri, <i>et al.<\/i>: \u201cA dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards,\u201d Proc. IEEE European Solid-State Circuits Conference (2002) 403."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Y. Takahashiet al.: \u201cA proper security analysis method for CMOS cryptographic circuits,\u201d IEICE Electron. Express <b>9<\/b> (2012) 458 (DOI: 10.1587\/elex.9.458).","DOI":"10.1587\/elex.9.458"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] X. Hanet al.: \u201cA high-performance elliptic curve cryptographic coprocessor with side channel analysis countermeasures for smart IC card,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150470 (DOI: 10.1587\/elex.12.20150470).","DOI":"10.1587\/elex.12.20150470"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] N. Hommaet al.: \u201cDesign methodology and validity verification for a reactive countermeasure against EM attacks,\u201d J. Cryptology (2015) 1 (DOI: 10.1007\/s00145-015-9223-3).","DOI":"10.1007\/s00145-015-9223-3"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] D. Fujimoto, <i>et al.<\/i>: \u201cSide-channel leakage on silicon substrate of CMOS cryptographic chip,\u201d Proc. IEEE International Symposium on Hardware-Oriented Security and Trust (2014) 32 (DOI: 10.1109\/HST.2014.6855564).","DOI":"10.1109\/HST.2014.6855564"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] D. Fujimoto, <i>et al.<\/i>: \u201cA novel methodology for testing hardware security and trust exploiting on-chip power noise measurement,\u201d Proc. Asia and South Pacific Design Automation Conference (2015) 749 (DOI: 10.1109\/ASPDAC.2015.7059100).","DOI":"10.1109\/ASPDAC.2015.7059100"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] C. Wanget al.: \u201cAn intelligent classification method for Trojan detection based on side-channel analysis,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130602 (DOI: 10.1587\/elex.10.20130602).","DOI":"10.1587\/elex.10.20130602"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] K. Sakiyama, <i>et al.<\/i>: \u201cPhysical authentication using side-channel information,\u201d Proc. IEEE International Conference on Information and Communication Technology (2016) (DOI: 10.1109\/ICoICT.2016.7571953).","DOI":"10.1109\/ICoICT.2016.7571953"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_14.20162005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T23:14:39Z","timestamp":1568762079000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/2\/14_14.20162005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20162005","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}