{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,29]],"date-time":"2023-07-29T04:31:54Z","timestamp":1690605114830},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170047","type":"journal-article","created":{"date-parts":[[2017,2,22]],"date-time":"2017-02-22T22:10:38Z","timestamp":1487801438000},"page":"20170047-20170047","source":"Crossref","is-referenced-by-count":2,"title":["11b 60 MHz pipelined ADC with inverter-based class AB amplifier in 28 nm CMOS technology"],"prefix":"10.1587","volume":"14","author":[{"given":"Zihui","family":"Wei","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanbin","family":"Xiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuilong","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Lim, <i>et al.<\/i>: \u201cA 100 MS\/s 10.5b 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers,\u201d ISSCC Dig. Tech. Papers (2014) 202 (DOI: 10.1109\/ISSCC.2014.6757400).","DOI":"10.1109\/ISSCC.2014.6757400"},{"key":"2","unstructured":"[2] C. T. Chiang and C. H. Wang: \u201cA 12-bit 50 MS\/s pipelined ADC with power optimized strategy for ultrasonic imaging instruments,\u201d I2MTC (2012) 1 (DOI: 10.1109\/I2MTC.2012.6229141)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Figueiredoet al.: \u201cA two-stage fully differential inverter-based self-biased CMOS amplifier with high efficiency,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>58<\/b> (2011) 1591 (DOI: 10.1109\/TCSI.2011.2150910).","DOI":"10.1109\/TCSI.2011.2150910"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] B. Hershberget al.: \u201cRing amplifiers for switched capacitor circuits,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2928 (DOI: 10.1109\/JSSC.2012.2217865).","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] F. Youet al.: \u201cLow-voltage class AB buffers with quiescent current control,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 915 (DOI: 10.1109\/4.678659).","DOI":"10.1109\/4.678659"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Li and U.-K. Moon: \u201c1.8-V 67-mW 10-bit 100-mS\/s pipelined ADC using time-shifted CDS technique,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 1468 (DOI: 10.1109\/JSSC.2004.829378).","DOI":"10.1109\/JSSC.2004.829378"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] R. Sehgal: \u201cA 12 b 53 mW 195 MS\/s pipeline ADC with 82 dB SFDR using split-ADC calibration,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1592 (DOI: 10.1109\/JSSC.2015.2436875).","DOI":"10.1109\/JSSC.2015.2436875"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] B. D. Sahoo and B. Razavi: \u201cA 12-Bit 200-MHz CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2366 (DOI: 10.1109\/JSSC.2009.2024809).","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Y. Miyahara: \u201cA 14b 60 MS\/s pipelined ADC adaptively cancelling opamp gain and nonlinearity,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 416 (DOI: 10.1109\/JSSC.2013.2289902).","DOI":"10.1109\/JSSC.2013.2289902"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] T. Mikiet al.: \u201cAn 11-b 300-MS\/s Double-Sampling Pipelined ADC with on-chip digital calibration for memory effects,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2773 (DOI: 10.1109\/JSSC.2012.2216217).","DOI":"10.1109\/JSSC.2012.2216217"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/5\/14_14.20170047\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T11:09:22Z","timestamp":1498388962000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/5\/14_14.20170047\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170047","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}