{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T05:41:38Z","timestamp":1648791698462},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170053","type":"journal-article","created":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T22:07:14Z","timestamp":1490047634000},"page":"20170053-20170053","source":"Crossref","is-referenced-by-count":1,"title":["CAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction"],"prefix":"10.1587","volume":"14","author":[{"given":"Yong","family":"Ye","sequence":"first","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Du","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiliang","family":"Jing","sequence":"additional","affiliation":[{"name":"Shanghai Xinchu Integrated Circuit Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyun","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bomy","family":"Chen","sequence":"additional","affiliation":[{"name":"Shanghai Xinchu Integrated Circuit Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J. Liu, <i>et al.<\/i>: \u201cRAIDR: Retention-aware intelligent DRAM refresh,\u201d ISCA (2012) 1 (DOI: 10.1145\/2366231.2337161).","DOI":"10.1145\/2366231.2337161"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Kim and J. Lee: \u201cA new investigation of data retention time in truly nanoscaled DRAMs,\u201d IEEE Electron Device Lett. <b>30<\/b> (2009) 846 (DOI: 10.1109\/LED.2009.2023248).","DOI":"10.1109\/LED.2009.2023248"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R. K. Venkatesan, <i>et al.<\/i>: \u201cRetention-aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM,\u201d HPCA (2006) 155 (DOI: 10.1109\/HPCA.2006.1598122).","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Mukundan, <i>et al.<\/i>: \u201cUnderstanding and mitigating refresh overheads in high-density DDR4 DRAM systems,\u201d ISCA (2013) 48 (DOI: 10.1145\/2485922.2485927).","DOI":"10.1145\/2485922.2485927"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] I. Arsovskiet al.: \u201cA 32 nm 0.58-fJ\/Bit\/Search 1-GHz ternary content addressable memory compiler using silicon-aware early-predict late-correct sensing with embedded deep-trench capacitor noise mitigation,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 932 (DOI: 10.1109\/JSSC.2013.2239092).","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"6","unstructured":"[6] 8Gb: \u00d74, \u00d78, \u00d716 DDR4 SDRAM (2015) http:\/\/www.micron.com."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] A. T. Doet al.: \u201c0.77 fJ\/bit\/search content addressable memory using small match line swing and automated background checking scheme for variation tolerance,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1487 (DOI: 10.1109\/JSSC.2014.2316241).","DOI":"10.1109\/JSSC.2014.2316241"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Tsukamoto, <i>et al.<\/i>: \u201c1.8 Mbit\/mm<sup>2<\/sup> ternary-CAM macro with 484 ps search access time in 16 nm Fin-FET bulk CMOS technology,\u201d VLSIC (2015) 274 (DOI: 10.1109\/VLSIC.2015.7231286).","DOI":"10.1109\/VLSIC.2015.7231286"},{"key":"9","unstructured":"[9] M. Chang, <i>et al.<\/i>: \u201cA 3T1R nonvolatile TCAM using MLC ReRAM with sub-1 ns search time,\u201d ISSCC (2015) 318 (DOI: 10.1109\/ISSCC.2015.7063054)."},{"key":"10","unstructured":"[10] C.-C. Lin, <i>et al.<\/i>: \u201cA 25 6b-wordlength ReRAM-based TCAM with 1 ns search-time and 14\u00d7 improvement in word length-energy efficiency-density product using 2.5T1R cell,\u201d ISSCC (2016) 136 (DOI: 10.1109\/ISSCC.2016.7417944)."},{"key":"11","unstructured":"[11] T. Ohsawa, <i>et al.<\/i>: \u201cA 1.5 nsec\/2.1 nsec random read\/write cycle 1 Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories,\u201d VLSIC (2015) C110."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] B. Rooseleeret al.: \u201cA 65 nm, 850 MHz, 256 kbit, 4.3 pJ\/access, ultra low leakage power memory using dynamic cell stability and a dual swing data link,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 1784 (DOI: 10.1109\/JSSC.2012.2191316).","DOI":"10.1109\/JSSC.2012.2191316"},{"key":"13","unstructured":"[13] TN-41-01: Calculating Memory System Power for DDR3 (2007)."},{"key":"14","unstructured":"[14] The gem5 Simulator (2016) http:\/\/www.gem5.org."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] P. Rosenfeldet al.: \u201cDRAMsim2: A cycle accurate memory system simulator,\u201d IEEE Comput. Archit. Lett. <b>10<\/b> (2011) 16 (DOI: 10.1109\/L-CA.2011.4).","DOI":"10.1109\/L-CA.2011.4"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/10\/14_14.20170053\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T13:04:27Z","timestamp":1498395867000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/10\/14_14.20170053\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":15,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170053","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}