{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,25]],"date-time":"2024-08-25T14:45:50Z","timestamp":1724597150736},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170065","type":"journal-article","created":{"date-parts":[[2017,2,22]],"date-time":"2017-02-22T17:10:36Z","timestamp":1487783436000},"page":"20170065-20170065","source":"Crossref","is-referenced-by-count":2,"title":["A 2.4 GHz fractional-N PLL with a low-power true single-phase clock prescaler"],"prefix":"10.1587","volume":"14","author":[{"given":"Xincun","family":"Ji","sequence":"first","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojuan","family":"Xia","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zixuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leisheng","family":"Jin","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. L. Hsueh, <i>et al.<\/i>: \u201cA 0.29 mm<sup>2<\/sup> frequency synthesizer in 40 nm CMOS with 0.19 psrms jitter and &lt;\u2212100 dBc reference spur for 802.11ac,\u201d ISSCC Dig. Tech. Papers (2014) 472 (DOI: 10.1109\/ISSCC.2014.6757518).","DOI":"10.1109\/ISSCC.2014.6757518"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] P. Parket al.: \u201cA 2.4 GHz fractional-N frequency synthesizer with high-OSR \u0394\u03a3 modulator and nested PLL,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2433 (DOI: 10.1109\/JSSC.2012.2209809).","DOI":"10.1109\/JSSC.2012.2209809"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Z. Deng and A. M. Niknejad: \u201cThe speed\u2013power trade-off in the design of CMOS true-single-phase-clock dividers,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2457 (DOI: 10.1109\/JSSC.2010.2074290).","DOI":"10.1109\/JSSC.2010.2074290"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Pelleranoet al.: \u201cA 13.5 mW 5 GHz frequency synthesizer with dynamic-logic frequency divider,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 378 (DOI: 10.1109\/JSSC.2003.821784).","DOI":"10.1109\/JSSC.2003.821784"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] W. H. Chen and B. Jung: \u201cHigh-speed low-power true single-phase clock dual-modulus prescalers,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 144 (DOI: 10.1109\/TCSII.2011.2106351).","DOI":"10.1109\/TCSII.2011.2106351"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Jiaet al.: \u201cLow-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme,\u201d Electron. Lett. <b>51<\/b> (2015) 464 (DOI: 10.1049\/el.2014.4146).","DOI":"10.1049\/el.2014.4146"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Wuet al.: \u201cA low-power high-speed true single phase clock divide-by-2\/3 prescaler,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20120913 (DOI: 10.1587\/elex.10.20120913).","DOI":"10.1587\/elex.10.20120913"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] V. K. Manthenaet al.: \u201cA low-power single-phase clock multiband flexible divider,\u201d IEEE Trans. VLSI Syst. <b>20<\/b> (2012) 376 (DOI: 10.1109\/TVLSI.2010.2100052).","DOI":"10.1109\/TVLSI.2010.2100052"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] P. Andreani and A. Fard: \u201cMore on the 1\/<i>f<\/i><sup>2<\/sup> phase noise performance of CMOS differential-pair LC-tank oscillators,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2703 (DOI: 10.1109\/JSSC.2006.884188).","DOI":"10.1109\/JSSC.2006.884188"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Levantinoet al.: \u201cA wideband fractional-N PLL with suppressed charge-pump noise and automatic loop filter calibration,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 2419 (DOI: 10.1109\/JSSC.2013.2273836).","DOI":"10.1109\/JSSC.2013.2273836"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20170065\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T07:09:22Z","timestamp":1498374562000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20170065\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170065","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}