{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,28]],"date-time":"2022-03-28T23:42:17Z","timestamp":1648510937040},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170090","type":"journal-article","created":{"date-parts":[[2017,3,6]],"date-time":"2017-03-06T22:10:18Z","timestamp":1488838218000},"page":"20170090-20170090","source":"Crossref","is-referenced-by-count":2,"title":["Coarse-grained reconfigurable architecture with hierarchical context cache structure and management approach"],"prefix":"10.1587","volume":"14","author":[{"given":"Chao","family":"Wang","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Cao","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Liu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T. Cerveroet al.: \u201cSurvey of reconfigurable architectures for multimedia applications,\u201d Proc. SPIE <b>7363<\/b> (2009) 736303 (DOI: 10.1117\/12.821713).","DOI":"10.1117\/12.821713"},{"key":"2","unstructured":"[2] B. D. Sutter, <i>et al.<\/i>: <i>Coarse-Grained Reconfigurable Array Architectures<\/i> (Springer, 2010) 449 (DOI: 10.1007\/978-1-4419-6345-1)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Singhet al.: \u201cMorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications,\u201d IEEE Trans. Comput. <b>49<\/b> (2000) 465 (DOI: 10.1109\/12.859540).","DOI":"10.1109\/12.859540"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] B. Mei, <i>et al.<\/i>: \u201cMapping an H.264\/AVC decoder onto the ADRES reconfigurable architecture,\u201d FPL (2005) 622 (DOI: 10.1109\/FPL.2005.1515799).","DOI":"10.1109\/FPL.2005.1515799"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] B. Meiet al.: \u201cImplementation of a coarse-grained reconfigurable media processor for AVC decoder,\u201d J. Signal Process. Syst. <b>51<\/b> (2008) 225 (DOI: 10.1007\/s11265-007-0152-8).","DOI":"10.1007\/s11265-007-0152-8"},{"key":"6","unstructured":"[6] M. Motomura: \u201cA dynamically reconfigurable processor architecture,\u201d Microprocessor Forum (2002)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. K. A. Ganesan, <i>et al.<\/i>: \u201cH. 264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture,\u201d FPL (2007) 467 (DOI: 10.1109\/FPL.2007.4380691).","DOI":"10.1109\/FPL.2007.4380691"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] F. Campi, <i>et al.<\/i>: \u201cRTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip,\u201d SOC (2009) 110 (DOI: 10.1109\/SOCC.2009.5335665).","DOI":"10.1109\/SOCC.2009.5335665"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] F. Thoma, <i>et al.<\/i>: \u201cMORPHEUS: Heterogeneous reconfigurable computing,\u201d FPL (2007) 409 (DOI: 10.1109\/FPL.2007.4380681).","DOI":"10.1109\/FPL.2007.4380681"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D. Liu, <i>et al.<\/i>: \u201cPolyhedral model based mapping optimization of loop nests for CGRAs,\u201d DAC (2013) 19 (DOI: 10.1145\/2463209.2488757).","DOI":"10.1145\/2463209.2488757"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Kimet al.: \u201cImproving performance of nested loops on reconfigurable array processors,\u201d ACM Trans. Archit. Code Optim. <b>8<\/b> (2012) 32 (DOI: 10.1145\/2086696.2086711).","DOI":"10.1145\/2086696.2086711"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Yinet al.: \u201cImproving nested loop pipelining on coarse-grained reconfigurable architectures,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 507 (DOI: 10.1109\/TVLSI.2015.2400219).","DOI":"10.1109\/TVLSI.2015.2400219"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Lira, <i>et al.<\/i>: \u201cLRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors,\u201d ICCD (2009) 275 (DOI: 10.1109\/ICCD.2009.5413142).","DOI":"10.1109\/ICCD.2009.5413142"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] B. Acklandet al.: \u201cA single-chip, 1.6-billion, 16-b MAC\/s multiprocessor DSP,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 412 (DOI: 10.1109\/4.826824).","DOI":"10.1109\/4.826824"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Wanget al.: \u201cOn-chip memory hierarchy in one coarse-grained reconfigurable architecture to compress memory space and to reduce reconfiguration time and data-reference time,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 983 (DOI: 10.1109\/TVLSI.2013.2263155).","DOI":"10.1109\/TVLSI.2013.2263155"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/6\/14_14.20170090\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T12:00:15Z","timestamp":1498392015000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/6\/14_14.20170090\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":15,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170090","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}