{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:20:39Z","timestamp":1784996439150,"version":"3.55.0"},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170095","type":"journal-article","created":{"date-parts":[[2017,2,26]],"date-time":"2017-02-26T22:12:15Z","timestamp":1488147135000},"page":"20170095-20170095","source":"Crossref","is-referenced-by-count":4,"title":["A 2.4-GHz all-digital phase-locked loop with a pipeline-\u0394\u03a3 time-to-digital converter"],"prefix":"10.1587","volume":"14","author":[{"given":"Zixuan","family":"Wang","sequence":"first","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"},{"name":"Jiangsu Lixing General Steel Ball Co., Ltd"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shanwen","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhikuang","family":"Cai","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bo","family":"Zhou","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xincun","family":"Ji","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rong","family":"Wang","sequence":"additional","affiliation":[{"name":"Jiangsu Lixing General Steel Ball Co., Ltd"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yufeng","family":"Guo","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] V. Kratyuket al.: \u201cA digital PLL with a stochastic time-to-digital converter,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 1612 (DOI: 10.1109\/TCSI.2008.2010109).","DOI":"10.1109\/TCSI.2008.2010109"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] C. M. Hsuet al.: \u201cA low-noise wide-BW 3.6-GHz digital \u0394\u03a3 fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2776 (DOI: 10.1109\/JSSC.2008.2005704).","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Z. Straayer and M. H. Perrott: \u201cA multi-path gated ring oscillator TDC with first-order noise shaping,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1089 (DOI: 10.1109\/JSSC.2009.2014709).","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Songet al.: \u201cA 2.4 GHz 0.1-Fref-bandwidth all-digital phase-locked loop with delay-cell-less TDC,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 3145 (DOI: 10.1109\/TCSI.2013.2265975).","DOI":"10.1109\/TCSI.2013.2265975"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] R. B. Staszewskiet al.: \u201cSpur-free multirate all-digital PLL for mobile phones in 65 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2904 (DOI: 10.1109\/JSSC.2011.2162769).","DOI":"10.1109\/JSSC.2011.2162769"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Y.-H. Tuet al.: \u201cA 0.6-V 1.6-GHz 8-phase all digital PLL using multi-phase based TDC,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20150950 (DOI: 10.1587\/elex.12.20150950).","DOI":"10.1587\/elex.12.20150950"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] K. Kimet al.: \u201cA 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1009 (DOI: 10.1109\/JSSC.2013.2237996).","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M. Lee and A. A. Abidi: \u201cA 9 b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 769 (DOI: 10.1109\/JSSC.2008.917405).","DOI":"10.1109\/JSSC.2008.917405"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Y. Caoet al.: \u201c1-1-1 MASH \u0394\u03a3 time-to-digital converters with 6 ps resolution and third-order noise-shaping,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2093 (DOI: 10.1109\/JSSC.2012.2199530).","DOI":"10.1109\/JSSC.2012.2199530"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. C. Huang, <i>et al<\/i>.: \u201cA 2.4 GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO,\u201d IEEE ISSCC. Dig. Tech. Papers (2014) 270 (DOI: 10.1109\/ISSCC.2014.6757430).","DOI":"10.1109\/ISSCC.2014.6757430"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/6\/14_14.20170095\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T11:24:38Z","timestamp":1498389878000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/6\/14_14.20170095\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170095","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}