{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T08:37:46Z","timestamp":1720082266347},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170162","type":"journal-article","created":{"date-parts":[[2017,3,30]],"date-time":"2017-03-30T18:09:57Z","timestamp":1490897397000},"page":"20170162-20170162","source":"Crossref","is-referenced-by-count":3,"title":["Design of a clockless MSP430 core using mixed asynchronous design flow"],"prefix":"10.1587","volume":"14","author":[{"given":"Ziho","family":"Shin","sequence":"first","affiliation":[{"name":"Dept. of Computer SW, University of Science and Technology (UST)"},{"name":"Cloud Computing Research Group, Electronics and Telecommunication Research Institute (ETRI)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myeong-Hoon","family":"Oh","sequence":"additional","affiliation":[{"name":"Dept. of Computer SW, University of Science and Technology (UST)"},{"name":"Cloud Computing Research Group, Electronics and Telecommunication Research Institute (ETRI)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-Gun","family":"Lee","sequence":"additional","affiliation":[{"name":"Dept. of Computer Engineering, Hallym University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hag Young","family":"Kim","sequence":"additional","affiliation":[{"name":"Cloud Computing Research Group, Electronics and Telecommunication Research Institute (ETRI)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Woo","family":"Kim","sequence":"additional","affiliation":[{"name":"Dept. of Computer SW, University of Science and Technology (UST)"},{"name":"Cloud Computing Research Group, Electronics and Telecommunication Research Institute (ETRI)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. I. Ismail: \u201cInterconnect design and limitations in nanoscale technologies,\u201d IEEE ISCAS (2008) 780 (DOI: 10.1109\/ISCAS.2008.4541534).","DOI":"10.1109\/ISCAS.2008.4541534"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] C. J. Anderson, <i>et al.<\/i>: \u201cPhysical design of a fourth-generation POWER GHz microprocessor,\u201d Proc. ISSCC2001 (2001) 232 (DOI: 10.1109\/ISSCC.2001.912617).","DOI":"10.1109\/ISSCC.2001.912617"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Sparso and S. Furber: <i>Principles of Asynchronous Circuit Design \u2014 A Systems Perspective<\/i> (Springer US, New York, 2001).","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. M. Fant: <i>Logically Determined Design Clockless System Design with Null Convention Logic<\/i> (John Wiley &amp; Sons, Hoboken, 2005).","DOI":"10.1002\/0471702897"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R. B. Reese, <i>et al.<\/i>: \u201cUncle-An RTL approach to asynchronous design,\u201d Proc. 18th ASYNC (2012) 65 (DOI: 10.1109\/ASYNC.2012.14).","DOI":"10.1109\/ASYNC.2012.14"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] G. De Micheli: \u201cSynchronous logic synthesis: Algorithms for cycle-time minimization,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>10<\/b> (1991) 63 (DOI: 10.1109\/43.62792).","DOI":"10.1109\/43.62792"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P.-H. Ho: \u201cIndustrial clock synthesis,\u201d ISPD (2009) (DOI: 10.1145\/1514932.1514963).","DOI":"10.1145\/1514932.1514963"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] E. G. Friedman: \u201cClock distribution network in synchronous digital integrated circuits,\u201d Proc. IEEE <b>89<\/b> (2001) 665 (DOI: 10.1109\/5.929649).","DOI":"10.1109\/5.929649"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M.-H. Ohet al.: \u201cArchitectural design issues in a clockless 32 Bit processor using an asynchronous HDL,\u201d ETRI J. <b>35<\/b> (2013) 480 (DOI: 10.4218\/etrij.13.0112.0598).","DOI":"10.4218\/etrij.13.0112.0598"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] C. J. Myers: <i>Asynchronous Circuit Design<\/i> (John Wiley &amp; Sons, New York, 2001) 88.","DOI":"10.1002\/0471224146"},{"key":"11","unstructured":"[11] K. Y. Yun: \u201cSynthesis of asynchronous controllers for heterogeneous systems,\u201d Ph.D Dissertation, Stanford University (1994)."},{"key":"12","unstructured":"[12] S. M. Nowick: \u201cAutomatic synthesis of burst-mode asynchronous controllers,\u201d Ph.D. Dissertation, Stanford University (1994)."},{"key":"13","unstructured":"[13] R. B. Reese: <i>Uncle (Unified NCL Environment)<\/i> (Mississippi State University, 2011)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] A. Kondratyev and K. Lwin: \u201cDesign of asynchronous circuits using synchronous CAD tools,\u201d IEEE Des. Test Comput. <b>19<\/b> (2002) 107 (DOI: 10.1109\/MDT.2002.1018139).","DOI":"10.1109\/MDT.2002.1018139"},{"key":"15","unstructured":"[15] Z. Xia, <i>et al.<\/i>: \u201cAn asynchronous FPGA based on dual\/single-rail hybrid architecture,\u201d Proc. ERSA (2012) 139."},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] P. A. Beerelet al.: \u201cProteus: An ASIC flow for GHz asynchronous designs,\u201d IEEE Des. Test Comput. <b>28<\/b> (2011) 36 (DOI: 10.1109\/MDT.2011.114).","DOI":"10.1109\/MDT.2011.114"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] C. A. R. Hoare: \u201cCommunicating sequential processes,\u201d Commun. ACM <b>21<\/b> (1978) 666 (DOI: 10.1145\/359576.359585).","DOI":"10.1145\/359576.359585"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] R. O. Ozdag and P. A. Beerel: \u201cHigh-speed QDI asynchronous pipelines,\u201d Proc. 8th ASYNC (2002) 13 (DOI: 10.1109\/ASYNC.2002.1000292).","DOI":"10.1109\/ASYNC.2002.1000292"},{"key":"19","unstructured":"[19] Texas Instrument: <i>MSP430x2xx Family User\u2019s Guide<\/i> (Texas Instrument, 2013)."},{"key":"20","unstructured":"[20] M.-H. Oh, <i>et al.<\/i>: \u201cDesign of low-power asynchronous MSP430 processor core using AFSM based controllers,\u201d Proc. 23rd ITC-CSCC (2008) 1109."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] L. Nazhandali, <i>et al.<\/i>: \u201cSenseBench: Toward an accurate evaluation of sensor network processor,\u201d Proc. IEEE Int. Symp. Workload Characterization (2005) 197 (DOI: 10.1109\/IISWC.2005.1526017).","DOI":"10.1109\/IISWC.2005.1526017"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20170162\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T09:52:28Z","timestamp":1498384348000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20170162\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":21,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170162","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}