{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,27]],"date-time":"2024-01-27T03:41:03Z","timestamp":1706326863693},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170218","type":"journal-article","created":{"date-parts":[[2017,4,6]],"date-time":"2017-04-06T01:01:39Z","timestamp":1491440499000},"page":"20170218-20170218","source":"Crossref","is-referenced-by-count":2,"title":["SGERC: a self-gated timing error resilient cluster of sequential cells for wide-voltage processor"],"prefix":"10.1587","volume":"14","author":[{"given":"Taotao","family":"Zhu","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}]},{"given":"Xiaoyan","family":"Xiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Jianyi","family":"Meng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Daset al.: \u201cRazorII: in situ error detection and correction for PVT and SER tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 32 (DOI: 10.1109\/JSSC.2008.2007145).","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S. Wimer and I. Koren: \u201cThe optimal fan-out of clock network for power minimization by adaptive gating,\u201d IEEE Trans. VLSI Syst. <b>20<\/b> (2012) 1772 (DOI: 10.1109\/TVLSI.2011.2162861).","DOI":"10.1109\/TVLSI.2011.2162861"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] K. A. Bowmanet al.: \u201cEnergy-efficient and metastability-immune resilient circuits for dynamic variation tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 49 (DOI: 10.1109\/JSSC.2008.2007148).","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Valadimaset al.: \u201cEffective timing error tolerance in flip-flop based core designs,\u201d J. Electron. Test. <b>29<\/b> (2013) 795 (DOI: 10.1007\/s10836-013-5419-3).","DOI":"10.1007\/s10836-013-5419-3"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Zhang, <i>et al.<\/i>: \u201c8.8 iRazor: 3-transistor current-based error detection and correction in an ARM Cortex-R4 processor,\u201d IEEE International Solid-State Circuits Conference (ISSCC) (2016) (DOI: 10.1109\/ISSCC.2016.7417956).","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] I. Kwonet al.: \u201cRazor-Lite: A light-weight register for error detection by observing virtual supply rails,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2054 (DOI: 10.1109\/JSSC.2014.2328658).","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] P. Guptaet al.: \u201cUnderdesigned and opportunistic computing in presence of hardware variability,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>32<\/b> (2013) 8 (DOI: 10.1109\/TCAD.2012.2223467).","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Royet al.: \u201cClock tree resynthesis for multi-corner multi-mode timing closure,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>34<\/b> (2015) 589 (DOI: 10.1109\/TCAD.2015.2394310).","DOI":"10.1109\/TCAD.2015.2394310"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[2] S. Wimer and I. Koren: \u201cThe optimal fan-out of clock network for power minimization by adaptive gating,\u201d IEEE Trans. VLSI Syst. <b>20<\/b> (2012) 1772 (DOI: 10.1109\/TVLSI.2011.2162861).","DOI":"10.1109\/TVLSI.2011.2162861"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] W. Shanet al.: \u201cTiming monitoring paths selection for wide voltage IC,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160095 (DOI: 10.1587\/elex.13.20160095).","DOI":"10.1587\/elex.13.20160095"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. Bullet al.: \u201cA power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 18 (DOI: 10.1109\/JSSC.2010.2079410).","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20170218\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T14:18:01Z","timestamp":1498400281000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/8\/14_14.20170218\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":12,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170218","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}