{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:35:33Z","timestamp":1761676533645},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170232","type":"journal-article","created":{"date-parts":[[2017,4,25]],"date-time":"2017-04-25T22:07:47Z","timestamp":1493158067000},"page":"20170232-20170232","source":"Crossref","is-referenced-by-count":5,"title":["Area-efficient mixed-radix variable-length FFT processor"],"prefix":"10.1587","volume":"14","author":[{"given":"Chen","family":"Yang","sequence":"first","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunpeng","family":"Wei","sequence":"additional","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yizhuang","family":"Xie","sequence":"additional","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Chen","sequence":"additional","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cuimei","family":"Ma","sequence":"additional","affiliation":[{"name":"Institute of Electronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Y. W. Linet al.: \u201cA 1-GS\/s FFT\/IFFT processor for UWB applications,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 1726 (DOI: 10.1109\/JSSC.2005.852007).","DOI":"10.1109\/JSSC.2005.852007"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J. Chenet al.: \u201cHardware efficient mixed radix-25\/16\/9 FFT for LTE systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 221 (DOI: 10.1109\/TVLSI.2014.2304834).","DOI":"10.1109\/TVLSI.2014.2304834"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. He and M. Torkelson: \u201cDesigning pipeline FFT processor for OFDM (de)modulation,\u201d ISSSE 98 (1998) 257 (DOI: 10.1109\/ISSSE.1998.738077).","DOI":"10.1109\/ISSSE.1998.738077"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Wanget al.: \u201cA mixed-decimation MDF architecture for radix-2<i><sup>k<\/sup><\/i>, parallel FFT,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 67 (DOI: 10.1109\/TVLSI.2015.2402207).","DOI":"10.1109\/TVLSI.2015.2402207"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C. H. Yanget al.: \u201cPower and area minimization of reconfigurable FFT processors: A 3GPP-LTE example,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 757 (DOI: 10.1109\/JSSC.2011.2176163).","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Garridoet al.: \u201cPipelined radix-2<sup>k<\/sup> feedforward FFT architectures,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 23 (DOI: 10.1109\/TVLSI.2011.2178275).","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] K. J. Yanget al.: \u201cMDC FFT\/IFFT processor with variable length for MIMO-OFDM systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 720 (DOI: 10.1109\/TVLSI.2012.2194315).","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] T. Cho and H. Lee: \u201cA high-speed low-complexity modified radix-2<sup>5<\/sup>, FFT processor for high rate WPAN applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 187 (DOI: 10.1109\/TVLSI.2011.2182068).","DOI":"10.1109\/TVLSI.2011.2182068"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C. Wanget al.: \u201cA high-throughput low-complexity radix-2<sup>4<\/sup>-2<sup>2<\/sup>-2<sup>3<\/sup> FFT\/IFFT processor with parallel and normal input\/output order for IEEE 802.11ad systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2728 (DOI: 10.1109\/TVLSI.2014.2365586).","DOI":"10.1109\/TVLSI.2014.2365586"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. W. Cooley and J. W. Tukey: \u201cAn algorithm for the machine calculation of complex Fourier series,\u201d Math. Comp. <b>19<\/b> (1965) 297 (DOI: 10.1090\/S0025-5718-1965-0178586-1).","DOI":"10.1090\/S0025-5718-1965-0178586-1"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/10\/14_14.20170232\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T15:27:40Z","timestamp":1498404460000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/10\/14_14.20170232\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170232","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}