{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T04:35:17Z","timestamp":1649133317509},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170373","type":"journal-article","created":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T22:13:20Z","timestamp":1496268800000},"page":"20170373-20170373","source":"Crossref","is-referenced-by-count":0,"title":["An access pattern based adaptive mapping function for GPGPU scratchpad memory"],"prefix":"10.1587","volume":"14","author":[{"given":"Feng","family":"Han","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Feng","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbing","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Sha","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] NVIDIA Corporation: NVIDIA CUDA C Programming Guide 6.0 (2014) http:\/\/docs.nvidia.com\/cuda\/."},{"key":"2","unstructured":"[2] AMD: CodeXL profiler 1.4 (2014) http:\/\/developer.amd.com\/tools-and-sdks\/opencl-zone\/opencl-tools-sdks\/codexl\/."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Vandierendonck and K. De Bosschere: \u201cXOR-based hash functions,\u201d IEEE Trans. Comput. <b>54<\/b> (2005) 800 (DOI: 10.1109\/TC.2005.122).","DOI":"10.1109\/TC.2005.122"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] G.-J. van den Braaket al.: \u201cConfigurable XOR hash functions for banked scratchpad memories in GPUs,\u201d IEEE Trans. Comput. <b>65<\/b> (2016) 2045 (DOI: 10.1109\/TC.2015.2479595).","DOI":"10.1109\/TC.2015.2479595"},{"key":"5","unstructured":"[5] T. Givargis: \u201cImproved indexing for cachemiss reduction in embedded systems,\u201d Des. Autom. Conf. (2003) 875 (DOI: 10.1145\/775832.776052)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Patelet al.: \u201cReducing conflict misses by application-specific reconfigurable indexing,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>25<\/b> (2006) 2626 (DOI: 10.1109\/TCAD.2006.882588).","DOI":"10.1109\/TCAD.2006.882588"},{"key":"7","unstructured":"[7] H. Salwan: \u201cEliminating conflicts in a multilevel cache using XOR-based placement techniques,\u201d High Performance Computing and Communications and 2013 IEEE International Conference on Embedded and Ubiquitous Computing (2013) 198 (DOI: 10.1109\/HPCC.and.EUC.2013.37)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Fanget al.: \u201cAristotle: A performance impact indicator for the openCL kernels using local memory,\u201d Sci. Program. <b>22<\/b> (2014) 239 (DOI: 10.1155\/2014\/623841).","DOI":"10.1155\/2014\/623841"},{"key":"9","unstructured":"[9] A. Bakhoda, <i>et al.<\/i>: \u201cAnalyzing CUDA workloads using a detailed GPU simulator,\u201d IEEE Int. Symp. Perform. Anal. Syst. Softw. (2009) 163C174 (DOI: 10.1109\/ISPASS.2009.4919648)."},{"key":"10","unstructured":"[10] S. Che, <i>et al.<\/i>: \u201cRodinia: A benchmark suite for heterogeneous computing,\u201d Proc. IEEE Int. Symp. Workload Characterization (2009) 44 (DOI: 10.1109\/IISWC.2009.5306797)."},{"key":"11","unstructured":"[11] J. A. Stratton, <i>et al.<\/i>, \u201cParboil: A revised benchmark suite for scientific and commercial throughput computing\u201d (2012) 1048 (DOI: 10.1109\/IPDPSW.2012.128)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/12\/14_14.20170373\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T03:36:01Z","timestamp":1498880161000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/12\/14_14.20170373\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":11,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170373","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}