{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:55:21Z","timestamp":1649188521619},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170385","type":"journal-article","created":{"date-parts":[[2017,6,13]],"date-time":"2017-06-13T18:08:34Z","timestamp":1497377314000},"page":"20170385-20170385","source":"Crossref","is-referenced-by-count":1,"title":["A decoupled bit shifting technique using data encoding\/decoding for DRAM redundancy repair"],"prefix":"10.1587","volume":"14","author":[{"given":"Kyu Hyun","family":"Choi","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JaeYung","family":"Jun","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hokwon","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seon Wook","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsun","family":"Han","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Kyungil University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] W. K. Huanget al.: \u201cNew approaches for the repairs of memories with redundancy by row\/column deletion for yield enhancement,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>9<\/b> (1990) 323 (DOI: 10.1109\/43.46807).","DOI":"10.1109\/43.46807"},{"key":"2","unstructured":"[2] M. Horiguchi: \u201cRedundancy techniques for high-density DRAMs,\u201d Proc. Second Annual IEEE International Conf. Innovative Systems in Silicon (1997) 22 (DOI: 10.1109\/ICISS.1997.630243)."},{"key":"3","unstructured":"[3] J. Hirase: \u201cYield increase of VLSI after redundancy-repairing,\u201d Proc. 10th Asian Test Symposium, 2001 (2001) 353 (DOI: 10.1109\/ATS.2001.990308)."},{"key":"4","unstructured":"[4] M. Horiguchi, <i>et al.<\/i>: <i>Nanoscale Memory Repair<\/i> (Springer, New York, 2011) 19 (DOI: 10.1007\/978-1-4419-7958-2)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] T. Namekawaet al.: \u201cDynamically shift-switched dataline redundancy suitable for DRAM macro with wide data bus,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 705 (DOI: 10.1109\/4.841497).","DOI":"10.1109\/4.841497"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] P. Camuratiet al.: \u201cIndustrial BIST of embedded RAMs,\u201d IEEE Des. Test Comput. <b>12<\/b> (1995) 86 (DOI: 10.1109\/MDT.1995.466385).","DOI":"10.1109\/MDT.1995.466385"},{"key":"7","unstructured":"[7] R. Dean Adams: <i>High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test<\/i> (Springer, New York, Wiley, 2002) 2003 ed. 103 (DOI: 10.1007\/b101876)."},{"key":"8","unstructured":"[8] Synopsys: Design Compiler http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/DesignCompiler\/Pages\/default.aspx."},{"key":"9","unstructured":"[9] Synopsys: PrimeTime-PX http:\/\/www.synopsys.com\/Tools\/Implementation\/SignOff\/Pages\/PrimeTime.aspx."},{"key":"10","unstructured":"[10] O. Naji, <i>et al.<\/i>: \u201cA high-level DRAM timing, power and area exploration tool,\u201d International Conf. SAMOS (2015) 149 (DOI: 10.1109\/SAMOS.2015.7363670)."},{"key":"11","unstructured":"[11] JEDEC: DDR3 SDRAM Standard http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-3E.pdf."},{"key":"12","unstructured":"[12] JEDEC: DDR4 SDRAM Standard http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-4A.pdf."},{"key":"13","unstructured":"[13] Micron Technology: TN-41-01: Calculating Memory System Power for DDR3 Introduction https:\/\/www.micron.com\/~\/media\/documents\/products\/technical-note\/dram\/tn41_01ddr3_power.pdf."},{"key":"14","unstructured":"[14] T. Vogelsang: \u201cUnderstanding the energy consumption of dynamic random access memories,\u201d 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (2010) 363 (DOI: 10.1109\/MICRO.2010.42)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/13\/14_14.20170385\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,14]],"date-time":"2017-07-14T23:55:37Z","timestamp":1500076537000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/13\/14_14.20170385\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":14,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170385","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}