{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T17:13:19Z","timestamp":1719162799125},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170390","type":"journal-article","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T18:08:21Z","timestamp":1494958101000},"page":"20170390-20170390","source":"Crossref","is-referenced-by-count":4,"title":["Analytical inverter chain\u2019s delay and its variation model for sub-threshold circuits"],"prefix":"10.1587","volume":"14","author":[{"given":"Jingjing","family":"Guo","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jizhe","family":"Zhu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Wang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianxin","family":"Nie","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinning","family":"Liu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Ge","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Z. Shenget al.: \u201cRecent advances in industrial wireless sensor networks toward efficient management in IoT,\u201d IEEE Access <b>3<\/b> (2015) 622 (DOI: 10.1109\/ACCESS.2015.2435000).","DOI":"10.1109\/ACCESS.2015.2435000"},{"key":"2","unstructured":"[2] M. S. Ghalebet al.: \u201cMobility management for IoT: A survey,\u201d EURASIP J. Wirel. Commun. Netw. <b>2016<\/b> (2016) 1 (DOI: 10.1186\/s13638-016-0659-4)."},{"key":"3","unstructured":"[3] N. Bari, <i>et al.<\/i>: \u201cInternet of things as a methodological concept,\u201d 2013 Fourth International Conference on Computing for Geospatial Research and Application (COM. Geo) (2013) 48 (DOI: 10.1109\/COMGEO.2013.8)."},{"key":"4","unstructured":"[4] A. Wang, <i>et al.<\/i>: <i>Sub-Threshold Design for Ultra Low-Power Systems<\/i> (Springer, 2006)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. Burdett: \u201cUltra-low-power wireless systems: Energy-efficient radios for the internet of things,\u201d IEEE Solid-State Circuits Mag. <b>7<\/b> (2015) 18 (DOI: 10.1109\/MSSC.2015.2417095).","DOI":"10.1109\/MSSC.2015.2417095"},{"key":"6","unstructured":"[6] Y. Tsividis and C. McAndrew: <i>Operation and Modeling of the MOS Transistor<\/i> (New York, 2011) 3rd ed."},{"key":"7","unstructured":"[7] B. Zhai, <i>et al.<\/i>: \u201cAnalysis and mitigation of variability in subthreshold design,\u201d Proc. ISLPED (2005) 20 (DOI: 10.1145\/1077603.1077610)."},{"key":"8","unstructured":"[8] M. Orshansky, <i>et al.<\/i>: <i>Design for Manufacturability and Statistical Design<\/i> (Springer, New York, 2008)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Kelleret al.: \u201cA compact transregional model for digital CMOS circuits operating near threshold,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 2041 (DOI: 10.1109\/TVLSI.2013.2282316).","DOI":"10.1109\/TVLSI.2013.2282316"},{"key":"10","unstructured":"[10] J. R. Tolbert and S. Mukhopadhyay: \u201cAccurate buffer modeling with slew propagation in subthreshold circuits,\u201d Proc. Int. Symp. Qual. Electron. Des. (2009) 91 (DOI: 10.1109\/ISQED.2009.4810275)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] P. Corsonelloet al.: \u201cOver\/undershooting effects in accurate buffer delay model for subthreshold domain,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 1456 (DOI: 10.1109\/TCSI.2013.2285691).","DOI":"10.1109\/TCSI.2013.2285691"},{"key":"12","unstructured":"[12] N. Lotze, <i>et al.<\/i>: \u201cTiming modeling for digital sub-threshold circuits,\u201d Proc. Design, Automation and Test in Europe Conf. Exhibition (2010) 299 (DOI: 10.1109\/DATE.2010.5457192)."},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] L. F. Fenton: \u201cThe sum of lognormal probability distributions in scatter transmission systems,\u201d IRE Trans. Commun. Syst. <b>8<\/b> (1960) 57 (DOI: 10.1109\/TCOM.1960.1097606).","DOI":"10.1109\/TCOM.1960.1097606"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] N. A. Marlow: \u201cA normal limit theorem for power sums of independent random variables,\u201d Bell Syst. Tech. J. <b>46<\/b> (1967) 2081 (DOI: 10.1002\/j.1538-7305.1967.tb04244.x).","DOI":"10.1002\/j.1538-7305.1967.tb04244.x"},{"key":"15","unstructured":"[15] B. Zhai, <i>et al.<\/i>: \u201cAnalysis and mitigation of variability in subthreshold design,\u201d Proc. Int. Symp. Low Power Electron. Design (2005) 20 (DOI: 10.1109\/LPE.2005.195479)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/11\/14_14.20170390\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,9]],"date-time":"2017-06-09T23:29:15Z","timestamp":1497050955000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/11\/14_14.20170390\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":15,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170390","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}