{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T06:46:37Z","timestamp":1710398797262},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170415","type":"journal-article","created":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:16:24Z","timestamp":1498155384000},"page":"20170415-20170415","source":"Crossref","is-referenced-by-count":2,"title":["Reconfigurable scan architecture for test power and data volume reduction"],"prefix":"10.1587","volume":"14","author":[{"given":"Hyunggoy","family":"Oh","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University"}]},{"given":"Heetae","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University"}]},{"given":"Jaeil","family":"Lim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. Girard: \u201cSurvey of low-power testing of VLSI circuits,\u201d IEEE Des. Test Comput. <b>19<\/b> (2002) 82 (DOI: 10.1109\/MDT.2002.1003802).","DOI":"10.1109\/MDT.2002.1003802"},{"key":"2","unstructured":"[2] S. Ravi: \u201cPower-aware test: Challenges and solutions,\u201d Proc. Int. Test Conf., Lecture 2.2 (2007) 1 (DOI: 10.1109\/TEST.2007.4437660)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] W. Wanget al.: \u201cLow power logic BIST with high test effectiveness,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130853 (DOI: 10.1587\/elex.10.20130853).","DOI":"10.1587\/elex.10.20130853"},{"key":"4","unstructured":"[4] P. Basker and A. Arulmurugan: \u201cSurvey of low power testing of VLSI circuits,\u201d Proc. Int. Conf. Computer Communication and Informatics (2012) 1 (DOI: 10.1109\/ICCCI.2012.6158884)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Leiet al.: \u201cA unified solution to reduce test power and test volume for test-per-scan schemes,\u201d IEICE Electron. Express <b>7<\/b> (2010) 1364 (DOI: 10.1587\/elex.7.1364).","DOI":"10.1587\/elex.7.1364"},{"key":"6","unstructured":"[6] K. M. Butler, <i>et al.<\/i>: \u201cMinimizing power consumption in scan testing: Pattern generation and DFT techniques,\u201d Proc. Int. Test Conf. (2004) 355 (DOI: 10.1109\/TEST.2004.1386971)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Kimet al.: \u201cSelective scan slice repetition for simultaneous reduction of test power consumption and test data volume,\u201d IEICE Electron. Express <b>6<\/b> (2009) 1432 (DOI: 10.1587\/elex.6.1432).","DOI":"10.1587\/elex.6.1432"},{"key":"8","unstructured":"[8] C. Tzeng and S. Huang: \u201cQC-fill: An X-fill method for quick-and-cool scan test,\u201d Proc. IEEE\/ACM Design, Automation and Test in Europe Conf. (2009) 1142 (DOI: 10.1109\/DATE.2009.5090835)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] E. Arvaniti and Y. Tsiatouhas: \u201cLow-power scan testing: A scan chain partitioning and scan hold based technique,\u201d J. Electron. Test. <b>30<\/b> (2014) 329 (DOI: 10.1007\/s10836-014-5453-9).","DOI":"10.1007\/s10836-014-5453-9"},{"key":"10","unstructured":"[10] H. Lee, <i>et al.<\/i>: \u201cA scan segment skip technique for low power test,\u201d Proc. IEEE Int. SoC Design Conf. (2015) 127 (DOI: 10.1109\/ISOCC.2015.7401669)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/13\/14_14.20170415\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,14]],"date-time":"2017-07-14T23:55:48Z","timestamp":1500076548000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/13\/14_14.20170415\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170415","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}