{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,30]],"date-time":"2022-04-30T05:26:25Z","timestamp":1651296385304},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170417","type":"journal-article","created":{"date-parts":[[2017,8,8]],"date-time":"2017-08-08T22:05:09Z","timestamp":1502229909000},"page":"20170417-20170417","source":"Crossref","is-referenced-by-count":1,"title":["A spread-spectrum clock generator with direct VCO modulation in open-loop"],"prefix":"10.1587","volume":"14","author":[{"given":"Hyunsun","family":"Mo","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, Graduate School, Kookmin University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daejeong","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Graduate School, Kookmin University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] M. Kokubo, <i>et al.<\/i>: \u201cSpread-spectrum clock generator for serial ATA using fractional PLL controlled by \u0394\u03a3 modulator with level shifter,\u201d IEEE Int. Solid-State Circuits Conf. (2005) 160 (DOI: 10.1109\/ISSCC.2005.1493918)."},{"key":"2","unstructured":"[2] H.-R. Lee, <i>et al.<\/i>: \u201cA low-jitter 5000 ppm spread-spectrum clock generator for multi-channel SATA transceiver in 0.18 \u00b5m CMOS,\u201d IEEE Int. Solid-State Circuits Conf. (2005) 162 (DOI: 10.1109\/ISSCC.2005.1493919)."},{"key":"3","unstructured":"[3] Y.-H. Choi, <i>et al.<\/i>: \u201cA fractional-N frequency divider for SSCG using a single dual-modulus integer divider and a phase interpolator,\u201d Int. SoC Design Conf. (2012) 68 (DOI: 10.1109\/ISOCC.2012.6407004)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] H.-H. Changet al.: \u201cA spread-spectrum clock generator with triangular modulation,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 673 (DOI: 10.1109\/JSSC.2003.809521).","DOI":"10.1109\/JSSC.2003.809521"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Y.-B. Hsieh and Y.-H. Kao: \u201cA fully integrated spread-spectrum clock generator by using direct VCO modulation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 1845 (DOI: 10.1109\/TCSI.2008.918194).","DOI":"10.1109\/TCSI.2008.918194"},{"key":"6","unstructured":"[6] S.-W. Oh, <i>et al.<\/i>: \u201cA 60 to 200 MHz SSCG with approximate Hershey-Kiss modulation profile in 0.11 \u00b5m CMOS,\u201d Int. SoC Design Conf. (2012) 423 (DOI: 10.1109\/ISOCC.2012.6406886)."},{"key":"7","unstructured":"[7] T. Xia and P. Peng: \u201cA spread-spectrum clock generator with dual-voltage controlled oscillator,\u201d Int. IEEE Northeast Workshop on Circuits and Systems and TAISA Conference (2008) 1 (DOI: 10.1109\/NEWCAS.2008.4606306)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. G. Maneatis: \u201cLow-jitter process-independent DLL and PLL based on self-biased techniques,\u201d IEEE J. Solid-State Circuits <b>31<\/b> (1996) 1723 (DOI: 10.1109\/JSSC.1996.542317).","DOI":"10.1109\/JSSC.1996.542317"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] J. S. Leeet al.: \u201cCharge pump with perfect current matching characteristics in phase-locked loops,\u201d IET Electronics Letters <b>36<\/b> (2000) 1907 (DOI: 10.1049\/el:20001358).","DOI":"10.1049\/el:20001358"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. Wooet al.: \u201cA multiphase generator based on VCDR (voltage-controlled variable delay ring),\u201d IEICE Trans. Electron. <b>E92-C<\/b> (2009) 1315 (DOI: 10.1587\/transele.E92.C.1315).","DOI":"10.1587\/transele.E92.C.1315"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/17\/14_14.20170417\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,16]],"date-time":"2017-09-16T03:48:35Z","timestamp":1505533715000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/17\/14_14.20170417\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170417","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}