{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T04:54:57Z","timestamp":1679720097644},"reference-count":20,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170437","type":"journal-article","created":{"date-parts":[[2017,5,23]],"date-time":"2017-05-23T22:07:57Z","timestamp":1495577277000},"page":"20170437-20170437","source":"Crossref","is-referenced-by-count":2,"title":["Selective DRAM cache bypassing for improving bandwidth on DRAM\/NVM hybrid main memory systems"],"prefix":"10.1587","volume":"14","author":[{"given":"Yuhwan","family":"Ro","sequence":"first","affiliation":[{"name":"Department of Transdisciplinary Studies, Seoul National University"}]},{"given":"Minchul","family":"Sung","sequence":"additional","affiliation":[{"name":"Department of Transdisciplinary Studies, Seoul National University"}]},{"given":"Yongjun","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Hanyang University"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Department of Transdisciplinary Studies, Seoul National University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] C. Balkesen, <i>et al.<\/i>: \u201cMain-memory hash joins on multi-core CPUs: Tuning to the underlying hardware,\u201d ICDE (2013) 362 (DOI: 10.1109\/ICDE.2013.6544839)."},{"key":"2","unstructured":"[2] H. Lim, <i>et al.<\/i>: \u201cMICA: A holistic approach to fast in-memory key-value storage,\u201d NSDI (2014) 429."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. Ousterhoutet al.: \u201cThe case for RAMClouds: Scalable high-performance storage entirely in DRAM,\u201d SIGOPS Oper. Syst. Rev. <b>43<\/b> (2010) 92 (DOI: 10.1145\/1713254.1713276).","DOI":"10.1145\/1713254.1713276"},{"key":"4","unstructured":"[4] M. K. Qureshi, <i>et al.<\/i>: \u201cScalable high performance main memory system using phase-change memory technology,\u201d ISCA (2009) 24 (DOI: 10.1145\/1555754.1555760)."},{"key":"5","unstructured":"[5] SIA: 2015 International Technology Roadmap for Semiconductors (2015) http:\/\/cpmt.ieee.org\/itrs-2-0-2015-edition.html."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H. Zheng and Z. Zhu: \u201cPower and performance trade-offs in contemporary DRAM system designs for multicore processors,\u201d IEEE Trans. Comput. <b>59<\/b> (2010) 1033 (DOI: 10.1109\/TC.2010.108).","DOI":"10.1109\/TC.2010.108"},{"key":"7","unstructured":"[7] Intel: Intel Non-Volatile Memory Inside the Speed of Possibility Outside (2015) http:\/\/myeventagenda.com\/sessions\/0B9F4191-1C29-408A-8B61-65D7520025A8\/7\/5#sessionID=403."},{"key":"8","unstructured":"[8] R. K. Ramanujan, <i>et al.<\/i>: U.S. Patent 9378142 (2016)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M. Hoseinzadeh, <i>et al.<\/i>: \u201cReducing access latency of MLC PCMs through line striping,\u201d ISCA (2014) 277 (DOI: 10.1145\/2678373.2665713).","DOI":"10.1145\/2678373.2665713"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Leeet al.: \u201cA 90 nm 1.8 V 512 Mb diode-switch PRAM with 266 MB\/s read throughput,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 150 (DOI: 10.1109\/JSSC.2007.908001).","DOI":"10.1109\/JSSC.2007.908001"},{"key":"11","unstructured":"[11] Intel and Micron: A Revolutionary Breakthrough in Memory Technology (2015) https:\/\/www.flashmemorysummit.com\/English\/Collaterals\/Proceedings\/2015\/20150813_S301A_Crooke_Durcan.pdf."},{"key":"12","unstructured":"[12] J. Sim, <i>et al.<\/i>: \u201cA mostly-clean DRAM cache for effective hit speculation and self-balancing dispatch,\u201d MICRO (2012) 247 (DOI: 10.1109\/MICRO.2012.31)."},{"key":"13","unstructured":"[13] Z. Li, <i>et al.<\/i>: \u201cExploring high-performance and energy proportional interface for phase change memory systems,\u201d HPCA (2013) 210 (DOI: 10.1109\/HPCA.2013.6522320)."},{"key":"14","unstructured":"[14] G. H. Loh and M. D. Hill: \u201cEfficiently enabling conventional block sizes for very large die-stacked DRAM caches,\u201d MICRO (2011) 454 (DOI: 10.1145\/2155620.2155673)."},{"key":"15","unstructured":"[15] C. Huang and V. Nagarajan: \u201cATCache: Reducing DRAM cache latency via a small SRAM tag cache,\u201d PACT (2014) 51 (DOI: 10.1145\/2628071.2628089)."},{"key":"16","unstructured":"[16] O. Mutlu and T. Moscibroda: \u201cParallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems,\u201d ISCA (2008) 63 (DOI: 10.1109\/ISCA.2008.7)."},{"key":"17","unstructured":"[17] B. C. Lee, <i>et al.<\/i>: \u201cArchitecting phase change memory as a scalable DRAM alternative,\u201d ISCA (2009) 2 (DOI: 10.1145\/1555754.1555758)."},{"key":"18","unstructured":"[18] Y. Choi, <i>et al.<\/i>: \u201cA 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth,\u201d ISSCC (2012) 19 (DOI: 10.1109\/ISSCC.2012.6176872)."},{"key":"19","unstructured":"[19] S. Li, <i>et al.<\/i>: \u201cMcPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures,\u201d MICRO (2009) 469 (DOI: 10.1145\/1669112.1669172)."},{"key":"20","unstructured":"[20] J. Ahn, <i>et al.<\/i>: \u201cMcSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling,\u201d ISPASS (2013) 74 (DOI: 10.1109\/ISPASS.2013.6557148)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/11\/14_14.20170437\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,10]],"date-time":"2017-06-10T03:29:34Z","timestamp":1497065374000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/11\/14_14.20170437\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":20,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170437","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}