{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,25]],"date-time":"2023-08-25T08:12:10Z","timestamp":1692951130207},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170450","type":"journal-article","created":{"date-parts":[[2017,5,31]],"date-time":"2017-05-31T22:13:39Z","timestamp":1496268819000},"page":"20170450-20170450","source":"Crossref","is-referenced-by-count":1,"title":["0.3\u20134.4 GHz wideband CMOS frequency divide-by-1.5 with optimized CML-XOR gate"],"prefix":"10.1587","volume":"14","author":[{"given":"Hua","family":"Chen","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Guiliang","family":"Guo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences"}]},{"given":"Qiangtao","family":"Lai","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences"}]},{"given":"Yulin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences"}]},{"given":"Jingyu","family":"Han","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences"}]},{"given":"Yuepeng","family":"Yan","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. Kim, <i>et al.<\/i>: \u201cA CMOS direct conversion transmitter with integrated in-band harmonic suppression for IEEE 802.22 cognitive radio applications,\u201d IEEE Custom Integr. Circuits Conf. (2008) 603 (DOI: 10.1109\/CICC.2008.4672158)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S. A. Osmanyet al.: \u201cAn integrated 0.6\u20134.6 GHz, 5\u20137 GHz, 10\u201314 GHz, and 20\u201328 GHz frequency synthesizer for software-defined radio applications,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1657 (DOI: 10.1109\/JSSC.2010.2051476).","DOI":"10.1109\/JSSC.2010.2051476"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Shinet al.: \u201cA 4.5 to 9.2-GHz wideband semidynamic frequency divide-by-1.5 in GaInP\/GaAs HBT,\u201d IEEE Microw. Wireless Compon. Lett. <b>17<\/b> (2007) 73 (DOI: 10.1109\/LMWC.2006.887280).","DOI":"10.1109\/LMWC.2006.887280"},{"key":"4","unstructured":"[4] Y. L. Yeh, <i>et al.<\/i>: \u201cA W-band divide-by-1.5 injection-locked frequency divider in 90 nm CMOS process,\u201d IEEE MTT-S Int. Microw. Symp. Dig. (2014) 1 (DOI: 10.1109\/MWSYM.2014.6848332)."},{"key":"5","unstructured":"[5] V. B. Minuhin, <i>et al.<\/i>: US Patent. 4,866,741 (1989)."},{"key":"6","unstructured":"[6] B. Razavi: <i>RF Microelectronics<\/i> (Prentice Hall, New Jersey, 2011) 2nd ed. 677."},{"key":"7","unstructured":"[7] R. Hulfachor, <i>et al.<\/i>: U.S. Patent 7,348,818 (2007)."},{"key":"8","unstructured":"[8] U. Singh and M. Green: \u201cDynamics of high-frequency CMOS dividers,\u201d IEEE Int. Symp. Circuits Syst. <b>5<\/b> (2002) V-421 (DOI: 10.1109\/ISCAS.2002.1010730)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Y. Dinget al.: \u201cA 21-GHz 8-modulus prescaler and a 20-GHz phase-locked loop fabricated in 130-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1240 (DOI: 10.1109\/JSSC.2007.897140).","DOI":"10.1109\/JSSC.2007.897140"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. H. Huanget al.: \u201c19.1 GHz 18 mW divide-by-3 heterodyne injection locking frequency divider in 0.18 \u00b5m CMOS technology,\u201d Electron. Lett. <b>52<\/b> (2016) 1076 (DOI: 10.1049\/el.2016.0962).","DOI":"10.1049\/el.2016.0962"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] W. Jiang and F. Yu: \u201c4.2 GHz 0.81 mW triple-modulus prescaler based on true single-phase clock,\u201d Electron. Lett. <b>52<\/b> (2016) 1007 (DOI: 10.1049\/el.2016.0672).","DOI":"10.1049\/el.2016.0672"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/12\/14_14.20170450\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T03:36:13Z","timestamp":1498880173000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/12\/14_14.20170450\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":11,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170450","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}