{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T04:29:32Z","timestamp":1648873772524},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170590","type":"journal-article","created":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T22:09:47Z","timestamp":1504044587000},"page":"20170590-20170590","source":"Crossref","is-referenced-by-count":9,"title":["Vernier ring based pre-bond through silicon vias test in 3D ICs"],"prefix":"10.1587","volume":"14","author":[{"given":"Tianming","family":"Ni","sequence":"first","affiliation":[{"name":"School of Electronic Science & Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mu","family":"Nie","sequence":"additional","affiliation":[{"name":"School of Computer and Information, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Electronic Science & Applied Physics, Hefei University of Technology"},{"name":"School of Computer and Information, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingchang","family":"Bian","sequence":"additional","affiliation":[{"name":"School of Electronic Science & Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiumin","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Electronic Science & Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangsheng","family":"Fang","sequence":"additional","affiliation":[{"name":"School of Computer and Information, Hefei University of Technology"},{"name":"Department of Information Project, Anhui Institute of Economic Management"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electronic Science & Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Department of Creative Informatics, Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Y. G. Chenet al.: \u201cNovel spare TSV deployment for 3-D ICs considering yield and timing constraints,\u201d IEEE Trans. CAD Integr. Circuits Syst. <b>34<\/b> (2015) 577 (DOI: 10.1109\/TCAD.2014.2385759).","DOI":"10.1109\/TCAD.2014.2385759"},{"key":"2","unstructured":"[2] B. Noia and K. Chakrabarty: \u201cIdentification of defective TSVs in pre-bond testing of 3D ICs,\u201d Proc. Asian Test Symp. (ATS) (2011) 187 (DOI: 10.1109\/ATS.2011.57)."},{"key":"3","unstructured":"[3] S. Deutsch and K. Chakrabarty: \u201cContactless pre-bond TSV fault diagnosis using duty cycle detectors and ring oscillators,\u201d Proc. Int. Test Conf. (ITC) (2015) 1 (DOI: 10.1109\/TEST.2015.7342389)."},{"key":"4","unstructured":"[4] C. Hao and L. Huaguo: \u201cPulse shrinkage based pre-bond through silicon vias test in 3D IC,\u201d Proc. VLSI Test Symp. (2015) 1 (DOI: 10.1109\/VTS.2015.7116267)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. Choet al.: \u201cPre-bond and post-bond test and signal recovery structure to characterize and repair TSV defect induced signal degradation in 3D system,\u201d IEEE Trans. Compon. Packag. Manuf. Tech. <b>1<\/b> (2011) 1718 (DOI: 10.1109\/TCPMT.2011.2166961).","DOI":"10.1109\/TCPMT.2011.2166961"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Y. Huanget al.: \u201cProgrammable leakage test and binning for TSVs with self-timed timing control,\u201d IEEE Trans. CAD Integr. Circuits Syst. <b>32<\/b> (2013) 1265 (DOI: 10.1109\/TCAD.2013.2252056).","DOI":"10.1109\/TCAD.2013.2252056"},{"key":"7","unstructured":"[7] L. R. Huanget al.: \u201cOscillation-based pre-bond TSV test,\u201d IEEE Trans. CAD Integr. Circuits Syst. <b>32<\/b> (2013) 1440 (DOI: 10.1109\/TCAD.2013.2259626)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Yuet al.: \u201cA 12-bit vernier ring time-to-digital converter in 0.13 \u00b5m CMOS technology,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 830 (DOI: 10.1109\/JSSC.2010.2040306).","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"9","unstructured":"[9] PTM. 45 nm Predictive Technology Model: http:\/\/ptm.asu.edu."},{"key":"10","unstructured":"[10] Nangate. 45 nm Open Cell Library: http:\/\/www.nangate.com\/openlibrary."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170590\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,30]],"date-time":"2017-09-30T04:23:37Z","timestamp":1506745417000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170590\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170590","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}