{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T15:18:14Z","timestamp":1769959094281,"version":"3.49.0"},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170595","type":"journal-article","created":{"date-parts":[[2017,7,26]],"date-time":"2017-07-26T18:13:31Z","timestamp":1501092811000},"page":"20170595-20170595","source":"Crossref","is-referenced-by-count":11,"title":["An energy-efficient coarse grained spatial architecture for convolutional neural networks AlexNet"],"prefix":"10.1587","volume":"14","author":[{"given":"Boya","family":"Zhao","sequence":"first","affiliation":[{"name":"Harbin Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingjiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A. Krizhevsky, <i>et al.<\/i>: \u201cImageNet classification with deep convolutional neural networks,\u201d NIPS (2012)."},{"key":"2","unstructured":"[2] K. Simonyan and A. Zisserman: \u201cVery deep convolutional networks for large-scale image recognition,\u201d CoRR, vol. abs\/1409.1556 (2014)."},{"key":"3","unstructured":"[3] C. Szegedy, <i>et al.<\/i>: \u201cGoing deeper with convolutions,\u201d IEEE CVPR (2015) (DOI: 10.1109\/CVPR.2015.7298594)."},{"key":"4","unstructured":"[4] K. He, <i>et al.<\/i>: \u201cDeep residual learning for image recognition,\u201d IEEE CVPR (2016) (DOI: 10.1109\/CVPR.2016.90)."},{"key":"5","unstructured":"[5] R. Girshick, <i>et al.<\/i>: \u201cRich feature hierarchies for accurate object detection and semantic segmentation,\u201d IEEE CVPR (2014) (DOI: 10.1109\/CVPR.2014.81)."},{"key":"6","unstructured":"[6] P. Sermanet, <i>et al.<\/i>: \u201cOverFeat: Integrated recognition, localization and detection using convolutional networks,\u201d CoRR, vol. abs\/1312.6229 (2013)."},{"key":"7","unstructured":"[7] B. Zhou, <i>et al.<\/i>: \u201cLearning deep features for scene recognition using places database,\u201d NIPS (2014)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] V. Mnihet al.: \u201cHuman-level control through deep reinforcement learning,\u201d Nature <b>518<\/b> (2015) 529 (DOI: 10.1038\/nature14236).","DOI":"10.1038\/nature14236"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Cong and B. Xiao: \u201cMinimizing computation in convolutional neural networks,\u201d ICANN (2014).","DOI":"10.1007\/978-3-319-11179-7_36"},{"key":"10","unstructured":"[10] S. Chetlur, <i>et al.<\/i>: \u201ccuDNN: Efficient primitives for deep learning,\u201d CoRR, vol. abs\/1410.0759 (2014)."},{"key":"11","unstructured":"[11] S. Chakradhar, <i>et al.<\/i>: \u201cA dynamically configurable coprocessor for convolutional neural networks,\u201d ISCA (2010) (DOI: 10.1145\/1815961.1815993)."},{"key":"12","unstructured":"[12] V. Gokhale, <i>et al.<\/i>: \u201cA 240 G-ops\/s mobile coprocessor for deep neural networks,\u201d IEEE CVPRW (2014) (DOI: 10.1109\/CVPRW.2014.106)."},{"key":"13","unstructured":"[13] C. Zhang, <i>et al.<\/i>: \u201cOptimizing FPGA-based accelerator design for deep convolutional neural networks,\u201d FPGA (2015) (DOI: 10.1145\/2684746.2689060)."},{"key":"14","unstructured":"[14] L. Cavigelli, <i>et al.<\/i>: \u201cOrigami: A convolutional network accelerator,\u201d GLSVLSI (2015) (DOI: 10.1145\/2742060.2743766)."},{"key":"15","unstructured":"[15] Y.-H. Chen, <i>et al.<\/i>: \u201cEyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\u201d Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers (2016) 262 (DOI: 10.1109\/ISSCC.2016.7418007)."},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] B. Moons and M. Verhelst: \u201cAn energy-efficient precision-scalable ConvNet processor in a 40-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 903 (DOI: 10.1109\/JSSC.2016.2636225).","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"17","unstructured":"[17] Y. LeCun: \u201cDeep learning &amp; convolutional networks,\u201d IEEE Hot Chips 27 Symposium (2015) 1 (DOI: 10.1109\/HOTCHIPS.2015.7477328)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170595\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T13:17:30Z","timestamp":1569935850000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170595\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":17,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170595","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}