{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T12:13:39Z","timestamp":1649160819325},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170634","type":"journal-article","created":{"date-parts":[[2017,7,23]],"date-time":"2017-07-23T18:16:38Z","timestamp":1500833798000},"page":"20170634-20170634","source":"Crossref","is-referenced-by-count":0,"title":["Acquisition accuracy enhancement of high-speed storage interface signals"],"prefix":"10.1587","volume":"14","author":[{"given":"Hyunwoo","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electronics and Computer Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong Ho","family":"Song","sequence":"additional","affiliation":[{"name":"Department of Electronics and Computer Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] K. Lee and Y. Won: \u201cSmart layers and dumb result: IO characterization of an android-based smartphone,\u201d EMSOFT (2012) 23 (DOI: 10.1145\/2380356.2380367)."},{"key":"2","unstructured":"[2] H. Kim and D. Shin: \u201cOptimizing storage performance of android smartphone,\u201d ICUIMC (2013) 95 (DOI: 10.1145\/2448556.2448651)."},{"key":"3","unstructured":"[3] N. Aparnaet al.: \u201cDesign of SD\/eMMC protocol compliance solutions,\u201d IJAIS <b>7<\/b> (2014) 33 (DOI: 10.5120\/ijais14-451215)."},{"key":"4","unstructured":"[4] Teledyne LeCroy Frontline: ComProbe SD 2.0 (2011) http:\/\/www.fte.com."},{"key":"5","unstructured":"[5] Prodigy Technovations: PGY-SSM (2014) http:\/\/www.prodigytechno.com."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. M. Linet al.: \u201cA 2.5-Gb\/s DLL-based burst-mode clock and data recovery circuit with 4\u00d7 oversampling,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 791 (DOI: 10.1109\/TVLSI.2014.2316553).","DOI":"10.1109\/TVLSI.2014.2316553"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] A. Agrawalet al.: \u201cAn 8 \u00d7 5 Gb\/s parallel receiver with collaborative timing recovery,\u201d IEEE J Solid-State Circuits <b>44<\/b> (2009) 3120 (DOI: 10.1109\/JSSC.2009.2033399).","DOI":"10.1109\/JSSC.2009.2033399"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] R. Ginosar: \u201cMetastability and synchronizers: A tutorial,\u201d IEEE Des. Test Comput. <b>28<\/b> (2011) 23 (DOI: 10.1109\/MDT.2011.113).","DOI":"10.1109\/MDT.2011.113"},{"key":"9","unstructured":"[9] Hardkernel: ODROID-XU4 (2015) http:\/\/www.hardkernel.com."},{"key":"10","unstructured":"[10] Joint Electron Device Engineering Council: JESD84-B50 (2013) http:\/\/www.jedec.org."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170634\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,12]],"date-time":"2017-08-12T00:01:30Z","timestamp":1502496090000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170634\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170634","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}