{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T04:12:31Z","timestamp":1745640751234},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170660","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T22:07:52Z","timestamp":1500502072000},"page":"20170660-20170660","source":"Crossref","is-referenced-by-count":3,"title":["A memory-based FFT processor using modified signal flow graph with novel conflict-free address schemes"],"prefix":"10.1587","volume":"14","author":[{"given":"Yinghui","family":"Tian","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Hei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhizhe","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhixiong","family":"Di","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Shen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zenghui","family":"Yu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J. Wanget al.: \u201cA mixed-decimation MDF architecture for radix-2<i><sup>k<\/sup><\/i> parallel FFT,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 67 (DOI: 10.1109\/TVLSI.2015.2402207).","DOI":"10.1109\/TVLSI.2015.2402207"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Z. K. Wanget al.: \u201cA combined SDC-SDF architecture for normal I\/O pipelined radix-2 FFT,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 973 (DOI: 10.1109\/TVLSI.2014.2319335).","DOI":"10.1109\/TVLSI.2014.2319335"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] C. Yu and M. H. Yen: \u201cArea-efficient 128- to 2048\/1536-point pipeline FFT processor for LTE and mobile WiMAX systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1793 (DOI: 10.1109\/TVLSI.2014.2350017).","DOI":"10.1109\/TVLSI.2014.2350017"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] X. B. Yinet al.: \u201cResource-efficient pipelined architectures for radix-2 real-valued FFT with real datapaths,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 803 (DOI: 10.1109\/TCSII.2016.2530862).","DOI":"10.1109\/TCSII.2016.2530862"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] B. G. Jo and M. H. Sunwoo: \u201cNew continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy,\u201d IEEE Trans. Circuit Syst. I, Reg. Papers <b>52<\/b> (2005) 911 (DOI: 10.1109\/TCSI.2005.846667).","DOI":"10.1109\/TCSI.2005.846667"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] P. Y. Tsai and C. Y. Lin: \u201cA generalized conflict-free memory addressing scheme for continuous-flow parallel-processing FFT processors with rescheduling,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 2290 (DOI: 10.1109\/TVLSI.2010.2077314).","DOI":"10.1109\/TVLSI.2010.2077314"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. F. Luoet al.: \u201cEfficient memory-addressing algorithms for FFT processor design,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2162 (DOI: 10.1109\/TVLSI.2014.2361209).","DOI":"10.1109\/TVLSI.2014.2361209"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Z. G. Maet al.: \u201cA novel memory-based FFT architecture for real-valued signals based on a radix-2 decimation-in-frequency algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 876 (DOI: 10.1109\/TCSII.2015.2435522).","DOI":"10.1109\/TCSII.2015.2435522"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M. Garridoet al.: \u201cA 4096-point radix-4 memory-based FFT using DSP slices,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 375 (DOI: 10.1109\/TVLSI.2016.2567784).","DOI":"10.1109\/TVLSI.2016.2567784"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. F. Xiaet al.: \u201cA memory-based FFT processor design with generalized efficient conflict-free address schemes,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1919 (DOI: 10.1109\/TVLSI.2017.2666820).","DOI":"10.1109\/TVLSI.2017.2666820"},{"key":"11","unstructured":"[11] J. H. Takala, <i>et al.<\/i>: \u201cConflict-free parallel memory access scheme for FFT processors,\u201d Proc. IEEE ISCAS (2003) 524 (DOI: 10.1109\/ISCAS.2003.1205957)."},{"key":"12","unstructured":"[12] J. Kwong and M. Goel, \u201cA high performance split-radix FFT with constant geometry architecture,\u201d Proc. IEEE DATE (2012) 1537 (DOI: 10.1109\/DATE.2012.6176717)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170660\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,12]],"date-time":"2017-08-12T04:01:45Z","timestamp":1502510505000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170660\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":12,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170660","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}