{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T16:03:55Z","timestamp":1649088235032},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170679","type":"journal-article","created":{"date-parts":[[2017,7,23]],"date-time":"2017-07-23T22:16:39Z","timestamp":1500848199000},"page":"20170679-20170679","source":"Crossref","is-referenced-by-count":0,"title":["A compact, low-power-consumption 5-Gbps OEIC receiver without equalizer fabricated in 0.18-\u00b5m CMOS technology"],"prefix":"10.1587","volume":"14","author":[{"given":"Chen","family":"Fan","sequence":"first","affiliation":[{"name":"Institute of RF- & OEICs, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of RF- & OEICs, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi-gong","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of RF- & OEICs, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] D. A. B. Miller: \u201cDevice requirements for optical interconnects to silicon chips,\u201d Proc. IEEE <b>97<\/b> (2009) 1166 (DOI: 10.1109\/JPROC.2009.2014298).","DOI":"10.1109\/JPROC.2009.2014298"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] L. Schareset al.: \u201cTerabus: Terabit\/second-class card-level optical interconnect technologies,\u201d IEEE J. Sel. Top. Quantum Electron. <b>12<\/b> (2006) 1032 (DOI: 10.1109\/JSTQE.2006.881906).","DOI":"10.1109\/JSTQE.2006.881906"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. H. Huanget al.: \u201cA 10-Gb\/s OEIC with meshed spatially-modulated photo detector in 0.18-\u00b5m CMOS technology,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 1158 (DOI: 10.1109\/JSSC.2011.2116430).","DOI":"10.1109\/JSSC.2011.2116430"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] D. Leeet al.: \u201cAn 8.5-Gb\/s fully integrated CMOS optoelectronic receiver using slope-detection adaptive equalizer,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2861 (DOI: 10.1109\/JSSC.2010.2077050).","DOI":"10.1109\/JSSC.2010.2077050"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K. Iiyamaet al.: \u201cSilicon lateral avalanche photodiodes fabricated by standard 0.18 \u00b5m CMOS process,\u201d IEICE Trans. Electron. <b>E91-C<\/b> (2008) 1820 (DOI: 10.1093\/ietele\/e91-c.11.1820).","DOI":"10.1093\/ietele\/e91-c.11.1820"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Atefet al.: \u201cAvalanche double photodiode in 40-nm standard CMOS technology,\u201d IEEE J. Quantum Electron. <b>49<\/b> (2013) 350 (DOI: 10.1109\/JQE.2013.2246546).","DOI":"10.1109\/JQE.2013.2246546"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. Y. Junget al.: \u201cA high-speed CMOS integrated optical receiver with an under-damped TIA,\u201d IEEE Photonics Technol. Lett. <b>27<\/b> (2015) 1367 (DOI: 10.1109\/LPT.2015.2421501).","DOI":"10.1109\/LPT.2015.2421501"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. Z. Dong and K. W. Martin: \u201cA 4-Gbps POF receiver using linear equalizer with multi-shunt-shunt feedbacks in 65-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>60<\/b> (2013) 617 (DOI: 10.1109\/TCSII.2013.2273839).","DOI":"10.1109\/TCSII.2013.2273839"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] X. X. Wang and Z. G. Wang: \u201cLow-power, low-area preamplifier for ultra high-speed multi-channel optical communication system,\u201d Int. J. Circuit Theory Appl. <b>41<\/b> (2013) 186 (DOI: 10.1002\/cta.794).","DOI":"10.1002\/cta.794"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] Q. Gaoet al.: \u201cA single-to-differential broadband transimpedance amplifier for 12.5 Gb\/s optical links,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161153 (DOI: 10.1587\/elex.13.20161153).","DOI":"10.1587\/elex.13.20161153"},{"key":"11","unstructured":"[11] Q. Panet al.: \u201cA 0.5-V P-Well\/Deep N-well photodetector in 65-nm CMOS for monolithic 850-nm optical receivers,\u201d IEEE Photonics Technol. Lett. <b>26<\/b> (2014) 1184 (DOI: 10.1109\/LPT.2014.2317715)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H. Y. Huanget al.: \u201cA 10-Gb\/s inductorless CMOS limiting amplifier with third-order interleaving active feedback,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1111 (DOI: 10.1109\/JSSC.2007.894819).","DOI":"10.1109\/JSSC.2007.894819"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] T. S.-C. Kaoet al.: \u201cA 5-Gbit\/s CMOS optical receiver with integrated spatially modulated light detector and equalization,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 2844 (DOI: 10.1109\/TCSI.2010.2050231).","DOI":"10.1109\/TCSI.2010.2050231"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. Jutziet al.: \u201c2-Gb\/s CMOS optical integrated receiver with a spatially modulated photodetector,\u201d IEEE Photonics Technol. Lett. <b>17<\/b> (2005) 1268 (DOI: 10.1109\/LPT.2005.846563).","DOI":"10.1109\/LPT.2005.846563"},{"key":"15","unstructured":"[15] F. Tavernier and M. Steyaert: \u201cPower efficient 4.5 Gbit\/s optical receiver in 130 nm CMOS with integrated photodiode,\u201d Proc. Eur. Solid-State Circuits Conf. (2008) 162 (DOI: 10.1109\/ESSCIRC.2008.4681817)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170679\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,12]],"date-time":"2017-08-12T04:01:54Z","timestamp":1502510514000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/15\/14_14.20170679\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":15,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170679","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}