{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,13]],"date-time":"2024-07-13T11:54:51Z","timestamp":1720871691282},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170769","type":"journal-article","created":{"date-parts":[[2017,8,8]],"date-time":"2017-08-08T22:05:15Z","timestamp":1502229915000},"page":"20170769-20170769","source":"Crossref","is-referenced-by-count":6,"title":["An efficient energy and thermal-aware mapping for regular network-on-chip"],"prefix":"10.1587","volume":"14","author":[{"given":"Changqing","family":"Xu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University"}]},{"given":"Yi","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}]},{"given":"YinTang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Cao, <i>et al.<\/i>: \u201cTemperature-aware task scheduling heuristics on network-on-chips,\u201d Proc. 2016 IEEE International Symposium on Circuits and Systems (ISCAS) (2016) 2603 (DOI: 10.1109\/ISCAS.2016.7539126)."},{"key":"2","unstructured":"[2] M. Janicki, <i>et al.<\/i>: \u201cHot spots and core-to-core thermal coupling in future multi-core architectures,\u201d Proc. 2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM) (2010) 205 (DOI: 10.1109\/STHERM.2010.5444291)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] G. Fenget al.: \u201cMsp based thermal-aware mapping approach for 3d network-on-chip under performance constraints,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160082 (DOI: 10.1587\/elex.13.20160082).","DOI":"10.1587\/elex.13.20160082"},{"key":"4","unstructured":"[4] L. Zhong, <i>et al.<\/i>: \u201cAn optimized mapping algorithm based on simulated annealing for regular noc architecture,\u201d Proc. 2011 9th IEEE International Conference on ASIC (2011) 389 (DOI: 10.1109\/ASICON.2011.6157203)."},{"key":"5","unstructured":"[5] K. Bhardwaj and P. S. Mane: \u201cC3map and arpso based mapping algorithms for energy-efficient regular 3-d noc architectures,\u201d Proc. 2014 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) (2014) 1 (DOI: 10.1109\/VLSI-DAT.2014.6834909)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C. Wuet al.: \u201cAn efficient application mapping approach for the co-optimization of reliability, energy, and performance in reconfigurable noc architectures,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>34<\/b> (2015) 1264 (DOI: 10.1109\/TCAD.2015.2422843).","DOI":"10.1109\/TCAD.2015.2422843"},{"key":"7","unstructured":"[7] J. Li and Y. Pan: \u201cA fast and energy efficient branch and bound algorithm for noc task mapping,\u201d Proc. 2015 33rd IEEE International Conference on Computer Design (ICCD) (2015) 9 (DOI: 10.1109\/ICCD.2015.7357078)."},{"key":"8","unstructured":"[8] S. Bayar and A. Yurdakul: \u201cAn efficient mapping algorithm on 2-d mesh network-on-chip with reconfigurable switches,\u201d Proc. 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS) (2016) 1 (DOI: 10.1109\/DTIS.2016.7483808)."},{"key":"9","unstructured":"[9] K. Manna, <i>et al.<\/i>: \u201cThermal variance-aware application mapping for mesh based network-on-chip design using kernighan-lin partitioning,\u201d Proc. 2014 International Conference on Parallel, Distributed and Grid Computing (2014) 274 (DOI: 10.1109\/PDGC.2014.7030755)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] C. Wuet al.: \u201cA multi-objective model oriented mapping approach for noc-based computing systems,\u201d IEEE Trans. Parallel Distrib. Syst. <b>28<\/b> (2017) 662 (DOI: 10.1109\/TPDS.2016.2589934).","DOI":"10.1109\/TPDS.2016.2589934"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Hu and R. Marculescu: \u201cEnergy-and performance-aware mapping for regular noc architectures,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>24<\/b> (2005) 551 (DOI: 10.1109\/TCAD.2005.844106).","DOI":"10.1109\/TCAD.2005.844106"},{"key":"12","unstructured":"[12] T. T. Ye, <i>et al.<\/i>: \u201cAnalysis of power consumption on switch fabrics in network routers,\u201d Proc. 39th Design Automation Conference (2002) 524 (DOI: 10.1109\/DAC.2002.1012681)."},{"key":"13","unstructured":"[13] Y. Liu, <i>et al.<\/i>: \u201cEnergy and thermal aware mapping for mesh-based noc architectures using multi-objective ant colony algorithm,\u201d Proc. 2011 3rd International Conference on Computer Research and Development (2011) 407 (DOI: 10.1109\/ICCRD.2011.5764225)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] J. Wanget al.: \u201cA high-level thermal model-based task mapping for cmps in dark-silicon era,\u201d IEEE Trans. Electron Devices <b>63<\/b> (2016) 3406 (DOI: 10.1109\/TED.2016.2592687).","DOI":"10.1109\/TED.2016.2592687"},{"key":"15","unstructured":"[15] S. N. D. S. N. Sivanandam: <i>Introduction to Genetic Algorithms, Series<\/i> (Springer, Berlin Heidelberg, 2008) 214."},{"key":"16","unstructured":"[16] V. A. Palaniveloo, <i>et al.<\/i>: \u201cImproving ga-based noc mapping algorithms using a formal model,\u201d Proc. 2014 IEEE Computer Society Annual Symposium on VLSI (2014) 344 (DOI: 10.1109\/ISVLSI.2014.64)."},{"key":"17","unstructured":"[17] R. P. Dick, <i>et al.<\/i>: \u201cTgff: Task graphs for free,\u201d Proc. Sixth International Workshop on Hardware\/Software Codesign, 1998 (CODES\/CASHE\u201998) (1998) 97 (DOI: 10.1109\/HSC.1998.666245)."},{"key":"18","unstructured":"[18] C. Seiculescuet al.: \u201cSunfloor 3d: A tool for networks on chip topology synthesis for 3-d systems on chips,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>29<\/b> (2010) 1987 (DOI: 10.1109\/TCAD.2010.2061610)."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] W. Huanget al.: \u201cHotspot: A compact thermal modeling methodology for early-stage vlsi design,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 501 (DOI: 10.1109\/TVLSI.2006.876103).","DOI":"10.1109\/TVLSI.2006.876103"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/17\/14_14.20170769\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,16]],"date-time":"2017-09-16T03:48:59Z","timestamp":1505533739000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/17\/14_14.20170769\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":19,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170769","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}