{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,23]],"date-time":"2025-06-23T04:22:40Z","timestamp":1750652560921},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170784","type":"journal-article","created":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T18:09:47Z","timestamp":1504030187000},"page":"20170784-20170784","source":"Crossref","is-referenced-by-count":17,"title":["A radiation harden enhanced Quatro (RHEQ) SRAM cell"],"prefix":"10.1587","volume":"14","author":[{"given":"Chunyu","family":"Peng","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Ziyang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Jingbo","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"},{"name":"Industry Development and Promotion Center, Ministry of Industry and Information Technology of the Peoples Republic China"}]},{"given":"Songsong","family":"Xiao","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Changyong","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] E. Ibeet al.: \u201cImpact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 1527 (DOI: 10.1109\/TED.2010.2047907).","DOI":"10.1109\/TED.2010.2047907"},{"key":"2","unstructured":"[2] P. E. Dodd and L. W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] C. Qiet al.: \u201cA highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets,\u201d IEEE Trans. Device Mater. Rel. <b>16<\/b> (2016) 388 (DOI: 10.1109\/TDMR.2016.2593590).","DOI":"10.1109\/TDMR.2016.2593590"},{"key":"4","unstructured":"[4] S. M. Jahinuzzamanet al.: \u201cA soft error tolerant 10T SRAM bit-cell with differential read capability,\u201d IEEE Trans. Nucl. Sci. <b>56<\/b> (2009) 3768 (DOI: 10.1109\/TNS.2009.2032090)."},{"key":"5","unstructured":"[5] T. Calinet al.: \u201cUpset hardened memory design for submicron CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>43<\/b> (1996) 2874 (DOI: 10.1109\/23.556880)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H.-B. Wanget al.: \u201cAn area efficient SEU-tolerant latch design,\u201d IEEE Trans. Nucl. Sci. <b>61<\/b> (2014) 3660 (DOI: 10.1109\/TNS.2014.2361514).","DOI":"10.1109\/TNS.2014.2361514"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H.-B. Wanget al.: \u201cAn area efficient stacked latch design tolerant to SEU in 28 nm FDSOI technology,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 3003 (DOI: 10.1109\/TNS.2016.2627003).","DOI":"10.1109\/TNS.2016.2627003"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Jagannathanet al.: \u201cSingle-event tolerant flip-flop design in 40-nm bulk CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 3033 (DOI: 10.1109\/TNS.2011.2170201).","DOI":"10.1109\/TNS.2011.2170201"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Q. Wuet al.: \u201cSupply voltage dependence of heavy ion induced SEEs on 65 nm CMOS bulk SRAMs,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 1898 (DOI: 10.1109\/TNS.2015.2454954).","DOI":"10.1109\/TNS.2015.2454954"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] L. D. T. Danget al.: \u201cStudying the variation effects of radiation hardened Quatro SRAM bit-cell,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 2399 (DOI: 10.1109\/TNS.2016.2590426).","DOI":"10.1109\/TNS.2016.2590426"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Chenet al.: \u201cRadiation hardened by design techniques to reduce single event transient pulse width based on the physical mechanism,\u201d Microelectron. Reliab. <b>52<\/b> (2012) 1227 (DOI: 10.1016\/j.microrel.2011.12.002).","DOI":"10.1016\/j.microrel.2011.12.002"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] J. Chenet al.: \u201cSimulation study of the layout technique for P-hit single-event transient mitigation via the source isolation,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 501 (DOI: 10.1109\/TDMR.2012.2191971).","DOI":"10.1109\/TDMR.2012.2191971"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Duet al.: \u201cA constrained layout placement approach to enhance pulse quenching effect in large combinational circuits,\u201d IEEE Trans. Device Mater. Rel. <b>14<\/b> (2014) 268 (DOI: 10.1109\/TDMR.2013.2291409).","DOI":"10.1109\/TDMR.2013.2291409"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] O. A. Amusanet al.: \u201cSingle event upsets in deep-submicrometer technologies due to charge sharing,\u201d IEEE Trans. Device Mater. Rel. <b>8<\/b> (2008) 582 (DOI: 10.1109\/TDMR.2008.2000892).","DOI":"10.1109\/TDMR.2008.2000892"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] J. R. Ahlbinet al.: \u201cEffect of multiple-transistor charge collection on single-event transient pulse widths,\u201d IEEE Trans. Device Mater. Rel. <b>11<\/b> (2011) 401 (DOI: 10.1109\/TDMR.2011.2157506).","DOI":"10.1109\/TDMR.2011.2157506"},{"key":"16","unstructured":"[16] J. R. Ahlbin, <i>et al.<\/i>: \u201cDouble-pulse-single-event transients in combinational logic,\u201d Proc. IEEE IRPS (2011) 258."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170784\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,30]],"date-time":"2017-09-30T00:23:59Z","timestamp":1506731039000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170784\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":16,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170784","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}