{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:32:10Z","timestamp":1783715530072,"version":"3.55.0"},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170808","type":"journal-article","created":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T22:19:19Z","timestamp":1508451559000},"page":"20170808-20170808","source":"Crossref","is-referenced-by-count":2,"title":["An improved timing error prediction monitor for wide adaptive frequency scaling"],"prefix":"10.1587","volume":"14","author":[{"given":"Weiwei","family":"Shan","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xinning","family":"Liu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minyi","family":"Lu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuai","family":"Shao","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhikuang","family":"Cai","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D. Ernst, <i>et al.<\/i>: \u201cRazor: A low-power pipeline based on circuit-level timing speculation,\u201d MICRO (2003) 7.","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Eireineret al.: \u201cIn-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1583 (DOI: 10.1109\/JSSC.2007.896695).","DOI":"10.1109\/JSSC.2007.896695"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Seongjong, <i>et al.<\/i>: \u201cRazor-lite: A side-channel error-detection register for timing-margin recovery in 45 nm SOI CMOS,\u201d ISSCC (2013) 264.","DOI":"10.1109\/ISSCC.2013.6487728"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Kimet al.: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K. A. Bowmanet al.: \u201cA 45 nm resilient microprocessor core for dynamic variation tolerance,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 194 (DOI: 10.1109\/JSSC.2010.2089657).","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Z. Haoet al.: \u201cUltra low overhead error mask flip-flop in near threshold voltage processor design,\u201d Electron. Lett. <b>52<\/b> (2016) 1799 (DOI: 10.1049\/el.2016.0091).","DOI":"10.1049\/el.2016.0091"},{"key":"7","unstructured":"[7] Y. Shi, <i>et al.<\/i>: \u201cSuspicious timing error detection and recovery with in-cycle clock gating,\u201d IEEE International Symposium on Quality Electronic Design (ISQED) (2013) 335 (DOI: 10.1109\/ISQED.2013.6523631)."},{"key":"8","unstructured":"[8] J. Zhou, <i>et al.<\/i>: \u201cHEPP: A new in-situ timing-error prediction and prevention technique for variation-tolerant ultra-low-voltage designs,\u201d IEEE Asian Solid-State Circuits Conference (2013) 129 (DOI: 10.1109\/ASSCC.2013.6690999)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C. Wanget al.: \u201cNear-threshold energy and area efficient reconfigurable DWPT\/DWT processor for healthcare monitoring applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 70 (DOI: 10.1109\/TCSII.2014.2362791).","DOI":"10.1109\/TCSII.2014.2362791"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Grenat, <i>et al.<\/i>: \u201cAdaptive clocking system for improved power efficiency in a 28 nm \u00d786-64 microprocessor,\u201d ISSCC (2014) 106.","DOI":"10.1109\/ISSCC.2014.6757358"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170808\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T15:44:42Z","timestamp":1750952682000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170808\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170808","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}