{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T12:18:44Z","timestamp":1761999524668,"version":"build-2065373602"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170820","type":"journal-article","created":{"date-parts":[[2017,8,28]],"date-time":"2017-08-28T18:04:19Z","timestamp":1503943459000},"page":"20170820-20170820","source":"Crossref","is-referenced-by-count":12,"title":["Dynamic LLR scheme based on EM algorithm for LDPC decoding in NAND flash memory"],"prefix":"10.1587","volume":"14","author":[{"given":"Junli","family":"Peng","sequence":"first","affiliation":[{"name":"University of Chinese Academy of Sciences"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Xiang","family":"Fu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Zongliang","family":"Huo","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Y. Cai, <i>et al.<\/i>: \u201cRead disturb errors in mlc nand flash memory: Characterization, mitigation, and recovery,\u201d 2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (2015) 438 (DOI: 10.1109\/DSN.2015.49)."},{"key":"2","unstructured":"[2] W. Liu, <i>et al.<\/i>: \u201cLow-power high-throughput bch error correction vlsi design for multi-level cell nand flash memories,\u201d 2006 IEEE Workshop on Signal Processing Systems Design and Implementation (2006) 303 (DOI: 10.1109\/SIPS.2006.352599)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] K. C. Hoet al.: \u201cA 520 k (18900, 17010) array dispersion ldpc decoder architectures for nand flash memory,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 1293 (DOI: 10.1109\/TVLSI.2015.2464092).","DOI":"10.1109\/TVLSI.2015.2464092"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Kim and W. Sung: \u201cRate-0.96 ldpc decoding vlsi for soft-decision error correction of nand flash memory,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1004 (DOI: 10.1109\/TVLSI.2013.2265314).","DOI":"10.1109\/TVLSI.2013.2265314"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. P. Dempsteret al.: \u201cMaximum likelihood from incomplete data via the em algorithm,\u201d J. R. Stat. Soc., Ser. B (Methodological) <b>39<\/b> (1977) 1.","DOI":"10.1111\/j.2517-6161.1977.tb01600.x"},{"key":"6","unstructured":"[6] C. M. Bishop: <i>Pattern Recognition and Machine Learning<\/i> (Springer, New York, 2006) 1st ed. 437\u2013439."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] M. A. T. Figueiredo and A. K. Jain: \u201cUnsupervised learning of finite mixture models,\u201d IEEE Trans. Pattern Anal. Mach. Intell. <b>24<\/b> (2002) 381 (DOI: 10.1109\/34.990138).","DOI":"10.1109\/34.990138"},{"key":"8","unstructured":"[8] Y. Cai, <i>et al.<\/i>: \u201cThreshold voltage distribution in mlc nand flash memory: Characterization, analysis, and modeling,\u201d 2013 Design Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2013) 1285 (DOI: 10.7873\/DATE.2013.266)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C. Kimet al.: \u201cA 21 nm high performance 64 gb mlc nand flash memory with 400 mb\/s asynchronous toggle ddr interface,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 981 (DOI: 10.1109\/JSSC.2012.2185341).","DOI":"10.1109\/JSSC.2012.2185341"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Songet al.: \u201cA unified approach to the construction of binary and nonbinary quasi-cyclic ldpc codes based on finite fields,\u201d IEEE Trans. Commun. <b>57<\/b> (2009) 84 (DOI: 10.1109\/TCOMM.2009.0901.060129).","DOI":"10.1109\/TCOMM.2009.0901.060129"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Z. Cuiet al.: \u201cReduced-complexity column-layered decoding and implementation for ldpc codes,\u201d IET Commun. <b>5<\/b> (2011) 2177 (DOI: 10.1049\/iet-com.2010.1002).","DOI":"10.1049\/iet-com.2010.1002"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170820\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T17:33:31Z","timestamp":1570037611000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170820\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":11,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170820","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2017]]}}}