{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,28]],"date-time":"2023-09-28T19:22:31Z","timestamp":1695928951446},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170841","type":"journal-article","created":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T22:16:10Z","timestamp":1504822570000},"page":"20170841-20170841","source":"Crossref","is-referenced-by-count":4,"title":["FPGA based highly efficient MISTY1 architecture"],"prefix":"10.1587","volume":"14","author":[{"family":"Yasir","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Rehan","family":"Yahya","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqiang","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Electrical Engineering, Anhui Polytechnic University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Matsui: \u201cNew block encryption algorithm MISTY,\u201d Springer FSE LNCS <b>1267<\/b> (1997) 54 (DOI: 10.1007\/BFb0052334).","DOI":"10.1007\/BFb0052334"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Yasiret al.: \u201cHighly optimised reconfigurable h\/w arch. of 64 bit block ciphers MISTY1 and KASUMI,\u201d Electron. Lett. <b>53<\/b> (2017) 10 (DOI: 10.1049\/el.2016.3982).","DOI":"10.1049\/el.2016.3982"},{"key":"3","unstructured":"[3] D. Yamamotoet al.: \u201cComp. arch. for ASIC implementation of MISTY1 block cipher,\u201d IEICE Trans. Electron. <b>E93-A<\/b> (2010) 3 (DOI: 10.1587\/transfun.E93.A.3)."},{"key":"4","unstructured":"[4] Yasiret al.: \u201cCompact hardware implementations of MISTY1 block cipher,\u201d J. Circuits Syst. Comput. (2017) 27 (DOI: 10.1142\/S0218126618500378)."},{"key":"5","unstructured":"[5] A. Rjoub and E. M. Ghabashneh: \u201cLow power\/high speed optimization approaches of MISTY algorithm,\u201d IEEE 5th Intl. Conf. on Elect. Devices, Syst. and Applications (2016) 4 (DOI: 10.1109\/ICEDSA.2016.7818520)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] D. Yamamotoet al.: \u201cCompact arch. for ASIC and FPGA imp. of KASUMI block cipher,\u201d IEICE Trans. Electron. <b>E94-A<\/b> (2011) 2628 (DOI: 10.1587\/transfun.E94.A.2628).","DOI":"10.1587\/transfun.E94.A.2628"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] P. Kitsoset al.: \u201cArch. and FPGA implementation of 64 bit MISTY1 block cipher,\u201d J. Circuits Syst. Comput. <b>15<\/b> (2006) 817 (DOI: 10.1142\/S0218126606003362).","DOI":"10.1142\/S0218126606003362"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] A. F. Mart\u00ednez-Herreraet al.: \u201cGCM implementations of Camellia-128 and SMS4 by optimizing the polynomial multiplier,\u201d Microprocess. Microsyst. <b>45<\/b> (2016) 129 (DOI: 10.1016\/j.micpro.2016.04.006).","DOI":"10.1016\/j.micpro.2016.04.006"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A. Soltani and S. Sharifian: \u201cAn ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA,\u201d Microprocess. Microsyst. <b>39<\/b> (2015) 480 (DOI: 10.1016\/j.micpro.2015.07.005).","DOI":"10.1016\/j.micpro.2015.07.005"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] Q. Liuet al.: \u201cHigh throughput and secure AES on fpga with fine pipelining and enhanced key expansion,\u201d IET Comput. Digit. Tech. <b>9<\/b> (2015) 175 (DOI: 10.1049\/iet-cdt.2014.0101).","DOI":"10.1049\/iet-cdt.2014.0101"},{"key":"11","unstructured":"[11] G. Rouvroy, <i>et al.<\/i>: \u201cEfficient FPGA imp. of block cipher MISTY1,\u201d IEEE Proc. 17th Int. Parallel and Dist. Processing Symposium (2003) 7 (DOI: 10.1109\/IPDPS.2003.1213343)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170841\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,30]],"date-time":"2017-09-30T04:24:08Z","timestamp":1506745448000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/18\/14_14.20170841\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":11,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170841","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}