{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T01:33:23Z","timestamp":1648690403662},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170874","type":"journal-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T22:13:32Z","timestamp":1507241612000},"page":"20170874-20170874","source":"Crossref","is-referenced-by-count":1,"title":["A single phase modulation for pulse-based inductive-coupling connection in 3D stacked chip"],"prefix":"10.1587","volume":"14","author":[{"given":"Li","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dawei","family":"Li","sequence":"additional","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofei","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuecheng","family":"Zou","sequence":"additional","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. Burns, <i>et al.<\/i>: \u201cThree-dimensional integrated circuits for low-power, high-bandwidth systems on a chip,\u201d ISSCC Dig. Tech. Papers (2001) 268 (DOI: 10.1109\/ISSCC.2001.912632)."},{"key":"2","unstructured":"[2] T. Ezaki, <i>et al.<\/i>: \u201cA 160 Gb\/s interface design configuration for multichip LSI,\u201d ISSCC Dig. Tech. Papers (2004) 140 (DOI: 10.1109\/ISSCC.2004.1332633)."},{"key":"3","unstructured":"[3] R. J. Drost, <i>et al.<\/i>: \u201cProximity communication,\u201d CICC Proc. IEEE (2003) 469 (DOI: 10.1109\/CICC.2003.1249442)."},{"key":"4","unstructured":"[4] N. Miura, <i>et al.<\/i>: \u201cA 1 Tb\/s 3 W inductive-coupling transceiver for inter-chip clock and data link,\u201d ISSCC Dig. Tech. Papers (2006) 1676 (DOI: 10.1109\/ISSCC.2006.1696223)."},{"key":"5","unstructured":"[5] N. Miura, <i>et al.<\/i>: \u201cA 0.14 pJ\/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping,\u201d ISSCC Dig. Tech. Papers (2007) 358 (DOI: 10.1109\/ISSCC.2007.373442)."},{"key":"6","unstructured":"[6] K. Niitsu, <i>et al.<\/i>: \u201cA 65 fJ\/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3D system integration,\u201d ASSCC (2008) 97 (DOI: 10.1109\/ASSCC.2008.4708738)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] N. Miuraet al.: \u201cA 0.55 V 10 fJ\/bit inductive-coupling data link and 0.7 V 135 fJ\/Cycle clock link with dual-coil transmission scheme,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 965 (DOI: 10.1109\/JSSC.2011.2108127).","DOI":"10.1109\/JSSC.2011.2108127"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] N. Miuraet al.: \u201cA 195-Gb\/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 23 (DOI: 10.1109\/JSSC.2005.858625).","DOI":"10.1109\/JSSC.2005.858625"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Y. Takeet al.: \u201cA 30 Gb\/s\/Link 2.2 Tb\/s\/mm inductively-coupled injection-locking CDR for high-speed DRAM interface,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2552 (DOI: 10.1109\/JSSC.2011.2164023).","DOI":"10.1109\/JSSC.2011.2164023"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] L. Zhanget al.: \u201cAnalysis and measurement of misalignment effect in inductive-coupling wireless inter-chip connection,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170476 (DOI: 10.1587\/elex.14.20170476).","DOI":"10.1587\/elex.14.20170476"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/20\/14_14.20170874\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,28]],"date-time":"2017-10-28T03:57:15Z","timestamp":1509163035000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/20\/14_14.20170874\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":10,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170874","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}