{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,5,3]],"date-time":"2022-05-03T15:54:47Z","timestamp":1651593287993},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170899","type":"journal-article","created":{"date-parts":[[2017,10,23]],"date-time":"2017-10-23T22:05:56Z","timestamp":1508796356000},"page":"20170899-20170899","source":"Crossref","is-referenced-by-count":3,"title":["A novel high performance 3\u00d7VDD-tolerant ESD detection circuit in advanced CMOS process"],"prefix":"10.1587","volume":"14","author":[{"given":"Xiaoyun","family":"Li","sequence":"first","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houpeng","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Lei","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qian","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Miao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. D. Ker and C. T. Wang: \u201cDesign of high-voltage-tolerant ESD protection circuit in low-voltage CMOS processes,\u201d IEEE Trans. Device Mater. Rel. <b>9<\/b> (2009) 49 (DOI: 10.1109\/TDMR.2008.2008639).","DOI":"10.1109\/TDMR.2008.2008639"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Yuet al.: \u201cEnhanced ESD power clamp for antenna switch controller with SOI CMOS technology,\u201d Electron. Lett. <b>51<\/b> (2015) 871 (DOI: 10.1049\/el.2014.4160).","DOI":"10.1049\/el.2014.4160"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. D. Ker and C. Y. Lin: \u201cHigh-voltage-tolerant ESD clamp circuit with low standby leakage in nanoscale CMOS process,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 1636 (DOI: 10.1109\/TED.2010.2049072).","DOI":"10.1109\/TED.2010.2049072"},{"key":"4","unstructured":"[4] C.-T. Yeh and M.-D. Ker: \u201cNew design on 2\u00d7VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65 nm CMOS process,\u201d 2012 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT) (2012) 1 (DOI: 10.1109\/VLSI-DAT.2012.6212606)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Athanasiouet al.: \u201cReconfigurable ultra-thin film GDNMOS device for ESD protection in 28 nm FD-SOI technology,\u201d Solid-State Electron. <b>128<\/b> (2017) 172 (DOI: 10.1016\/j.sse.2016.10.026).","DOI":"10.1016\/j.sse.2016.10.026"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C.-Y. Linet al.: \u201cImproving ESD robustness of pMOS device with embedded SCR in 28-nm high-k\/metal gate CMOS process,\u201d IEEE Trans. Electron Devices <b>62<\/b> (2015) 1349 (DOI: 10.1109\/TED.2015.2396946).","DOI":"10.1109\/TED.2015.2396946"},{"key":"7","unstructured":"[7] C. Duvvury, <i>et al.<\/i>: \u201cAchieving uniform nMOS device power distribution for sub-micron ESD reliability,\u201d Tech. Dig. IEDM (1992) 92 (DOI: 10.1109\/IEDM.1992.307325)."},{"key":"8","unstructured":"[8] M.-D. Ker and C.-T. Wang: \u201cESD protection design by using only 1\u00d7VDD low-voltage devices for mixed-voltage I\/O buffers with 3\u00d7VDD input tolerance,\u201d Solid-State Circuits Conference, ASSCC (2006) 287 (DOI: 10.1109\/ASSCC.2006.357907)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H. Liuet al.: \u201cTwo ESD detection circuits for 3\u00d7VDD-tolerant I\/O buffer in low-voltage CMOS processes with low leakage currents,\u201d IEEE Trans. Device Mater. Rel. <b>13<\/b> (2013) 319 (DOI: 10.1109\/TDMR.2012.2218606).","DOI":"10.1109\/TDMR.2012.2218606"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] X. Liet al.: \u201cEnhanced 3\u00d7VDD-tolerant ESD clamp circuit with stacked configuration,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20160901 (DOI: 10.1587\/elex.14.20160901).","DOI":"10.1587\/elex.14.20160901"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M.-D. Ker and K.-C. Hsu: \u201cOverview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits,\u201d IEEE Trans. Device Mater. Rel. <b>5<\/b> (2005) 235 (DOI: 10.1109\/TDMR.2005.846824).","DOI":"10.1109\/TDMR.2005.846824"},{"key":"12","unstructured":"[12] M. Elghazali, <i>et al.<\/i>: \u201cA low-leakage, robust ESD clamp with thyristor delay element in 65 nm CMOS technology,\u201d IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016) 421 (DOI: 10.1109\/ISVLSI.2016.57)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170899\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,11]],"date-time":"2017-11-11T03:52:33Z","timestamp":1510372353000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170899\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":12,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170899","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}