{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T02:42:10Z","timestamp":1768444930213,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170900","type":"journal-article","created":{"date-parts":[[2017,10,23]],"date-time":"2017-10-23T22:06:03Z","timestamp":1508796363000},"page":"20170900-20170900","source":"Crossref","is-referenced-by-count":4,"title":["Thermal-aware task mapping for communication energy minimization on 3D NoC"],"prefix":"10.1587","volume":"14","author":[{"given":"Lili","family":"Shen","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"},{"name":"Jincheng College, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaizhen","family":"Yan","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"},{"name":"School of Electrical and Electronic Engineering, Anhui Science and Technology University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fen","family":"Ge","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Borkar: \u201c3D integration for energy efficient system design,\u201d ACM\/EDAC\/IEEE Design Automation Conf. (DAC) (2011) 214.","DOI":"10.1145\/2024724.2024774"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] T. Sekiguchiet al.: \u201c1-Tbyte\/s 1-Gbit DRAM architecture using 3-D interconnect for high-throughput computing,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 828 (DOI: 10.1109\/JSSC.2011.2109630).","DOI":"10.1109\/JSSC.2011.2109630"},{"key":"3","unstructured":"[3] K. Puttaswamy and G. H. Loh: \u201cThermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors,\u201d Int. Symp. HPCA (2007) 193 (DOI: 10.1109\/HPCA.2007.346197)."},{"key":"4","unstructured":"[4] F. Wang, <i>et al.<\/i>: \u201cOn-chip bus thermal analysis and optimization,\u201d Proc. DATE (2006) 850 (DOI: 10.1109\/DATE.2006.243743)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] X. Zhouet al.: \u201cThermal-aware task scheduling for 3D multicore processors,\u201d IEEE Trans. Parallel Distrib. Syst. <b>21<\/b> (2010) 60 (DOI: 10.1109\/TPDS.2009.27).","DOI":"10.1109\/TPDS.2009.27"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] A. Mosayyebzadehet al.: \u201cThermal and power aware task mapping on 3D network on chip,\u201d Comput. Electr. Eng. <b>51<\/b> (2016) 157 (DOI: 10.1016\/j.compeleceng.2015.12.001).","DOI":"10.1016\/j.compeleceng.2015.12.001"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] G. Fenget al.: \u201cMSP based thermal-aware mapping approach for 3D network-on-chip under performance constraints,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160082 (DOI: 10.1587\/elex.13.20160082).","DOI":"10.1587\/elex.13.20160082"},{"key":"8","unstructured":"[8] L. Shen, <i>et al.<\/i>: \u201cCTTA: A cluster-based thermal-aware task allocation algorithm for 3D NoC,\u201d WCECS (2016)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C. Zhuet al.: \u201cThree-dimensional chip-multiprocessor run-time thermal management,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>27<\/b> (2008) 1479 (DOI: 10.1109\/TCAD.2008.925793).","DOI":"10.1109\/TCAD.2008.925793"},{"key":"10","unstructured":"[10] J. Huang, <i>et al.<\/i>: \u201cEnergy-aware task allocation for network-on-chip based heterogeneous multiprocessor systems,\u201d Int. Conf. PDP (2011) (DOI: 10.1109\/PDP.2011.10)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Chenget al.: \u201cThermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 239 (DOI: 10.1109\/TVLSI.2011.2182067).","DOI":"10.1109\/TVLSI.2011.2182067"},{"key":"12","unstructured":"[12] R. Dick: Embedded System Synthesis Benchmarks Suites (E3S), http:\/\/ziyang.eecs.umich.edu\/~dickrp\/e3s."},{"key":"13","unstructured":"[13] Task Graphs For Free: http:\/\/ziyang.eecs.umich.edu\/~dickrp\/tgff\/."},{"key":"14","unstructured":"[14] HotSpot 5.02, Thermal Modeling Tool for Integrated Circuits: http:\/\/lava.cs.virginia.edu\/hotspot\/."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/22\/14_14.20170900\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T01:38:29Z","timestamp":1570239509000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/22\/14_14.20170900\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":14,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170900","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}