{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T05:45:40Z","timestamp":1648791940546},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170911","type":"journal-article","created":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T22:19:19Z","timestamp":1508451559000},"page":"20170911-20170911","source":"Crossref","is-referenced-by-count":4,"title":["An improved phase digitization mechanism for fast-locking low-power all-digital PLLs"],"prefix":"10.1587","volume":"14","author":[{"given":"Lin-lin","family":"Xie","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yang","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Shu-shan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"School of Microelectronics, University of Chinese Academy of Sciences"}]},{"given":"Yong","family":"Hei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. B. Staszewski: \u201cState-of-the-art and future directions of high-performance all-digital frequency synthesis in nanometer CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>58<\/b> (2011) 1497 (DOI: 10.1109\/TCSI.2011.2150890).","DOI":"10.1109\/TCSI.2011.2150890"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] T. Yanget al.: \u201cA 3.2-to-4.6 GHz fast-settling all-digital PLL with feed forward frequency presetting,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161215 (DOI: 10.1587\/elex.14.20161215).","DOI":"10.1587\/elex.14.20161215"},{"key":"3","unstructured":"[3] J. Zhuang and R. B. Staszewski: \u201cA low-power all-digital PLL architecture based on phase prediction,\u201d Proc. IEEE ICECS (2012) 797 (DOI: 10.1109\/ICECS.2012.6463539)."},{"key":"4","unstructured":"[4] V. K. Chillara, <i>et al.<\/i>: \u201cAn 860 \u00b5W 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications,\u201d ISSCC Dig. Tech. Papers (2014) 172 (DOI: 10.1109\/ISSCC.2014.6757387)."},{"key":"5","unstructured":"[5] Y. He, <i>et al.<\/i>: \u201cA 673 \u00b5W 1.8-to-2.5 GHz dividerless fractional-N digital PLL with an inherent frequency-capture capability and a phase-dithering spur mitigation for IoT applications,\u201d ISSCC Dig. Tech. Papers (2017) 420 (DOI: 10.1109\/ISSCC.2017.7870440)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. M. Lin and C. Y. Yang: \u201cA fast-locking all-digital phase-locked loop with dynamic loop bandwidth adjustment,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 2411 (DOI: 10.1109\/TCSI.2015.2477575).","DOI":"10.1109\/TCSI.2015.2477575"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] E. Aliet al.: \u201cEvent driven modeling and characterization of the second order voltage switched charge pump PLL,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 347 (DOI: 10.1109\/TCSI.2015.2512759).","DOI":"10.1109\/TCSI.2015.2512759"},{"key":"8","unstructured":"[8] J. W. Moonet al.: \u201cA 0.4-V, 90\u223c350-MHz PLL with an active loop-filter charge pump,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 319 (DOI: 10.1109\/TCSII.2014.2312800)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] B. Nikolicet al.: \u201cImproved sense-amplifier-based flip-flop: Design and measurements,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 876 (DOI: 10.1109\/4.845191).","DOI":"10.1109\/4.845191"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. Leeet al.: \u201cA low-noise wideband digital phase-locked loop based on a coarse-fine time-to-digital converter with subpicosecond resolution,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2808 (DOI: 10.1109\/JSSC.2009.2028753).","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] T. A. D. Rileyet al.: \u201cDelta-sigma modulation in fractional-N frequency synthesis,\u201d IEEE J. Solid-State Circuits <b>28<\/b> (1993) 553 (DOI: 10.1109\/4.229400).","DOI":"10.1109\/4.229400"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170911\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,11]],"date-time":"2017-11-11T03:52:18Z","timestamp":1510372338000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170911\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":11,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170911","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}