{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T23:10:36Z","timestamp":1720048236280},"reference-count":26,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170919","type":"journal-article","created":{"date-parts":[[2017,10,22]],"date-time":"2017-10-22T22:18:33Z","timestamp":1508710713000},"page":"20170919-20170919","source":"Crossref","is-referenced-by-count":1,"title":["Extended coset decoding scheme for multi-bit asymmetric errors in non-volatile memories"],"prefix":"10.1587","volume":"14","author":[{"given":"Liwen","family":"Liu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqi","family":"Zhuang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Xin","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] G. Tsiligianniset al.: \u201cMultiple cell upset classification in commercial srams,\u201d IEEE Trans. Nucl. Sci. <b>61<\/b> (2014) 1747 (DOI: 10.1109\/TNS.2014.2313742).","DOI":"10.1109\/TNS.2014.2313742"},{"key":"2","unstructured":"[2] C. Slayman: \u201cSoft error trends and mitigation techniques in memory devices,\u201d IEEE Proc.-Annual Reliability and Maintainability Symposium (RAMS) (2011) 1 (DOI: 10.1109\/RAMS.2011.5754515)."},{"key":"3","unstructured":"[3] M. White, <i>et al.<\/i>: \u201cA study of scaling effects on dram reliability,\u201d IEEE Proc.-Annual Reliability and Maintainability Symposium (RAMS) (2011) 6 (DOI: 10.1109\/RAMS.2011.5754522)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] X. Donget al.: \u201cNVSim: A circuit-level performance, energy, and area model for emerging nonvol-atile memory,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>31<\/b> (2012) 994 (DOI: 10.1109\/TCAD.2012.2185930).","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C. Chappertet al.: \u201cThe emergence of spin electronics in data storage,\u201d Nat. Mater. <b>6<\/b> (2007) 813 (DOI: 10.1038\/nmat2024).","DOI":"10.1038\/nmat2024"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Yuasaet al.: \u201cGiant room-temperature magneto-resistance in single-crystal Fe\/MgO\/Fe magnetic tunnel junctions,\u201d Nat. Mater. <b>3<\/b> (2004) 868 (DOI: 10.1038\/nmat1257).","DOI":"10.1038\/nmat1257"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] T. Kawaharaet al.: \u201cSpin-transfer torque RAM technology: Review and prospect,\u201d Microelectron. Reliab. <b>52<\/b> (2012) 613 (DOI: 10.1016\/j.microrel.2011.09.028).","DOI":"10.1016\/j.microrel.2011.09.028"},{"key":"8","unstructured":"[8] L. Zhang, <i>et al.<\/i>: \u201cQuantitative evaluation of reliability and performance for STT-MRAM,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2016) 1150 (DOI: 10.1109\/ISCAS.2016.7527449)."},{"key":"9","unstructured":"[9] D. Halupka, <i>et al.<\/i>: \u201cNegative-resistance read and write schemes for STT-MRAM in 0.13 \u00b5m CMOS,\u201d IEEE International Solid-State Circuits Conference (ISSCC) (2010) 256 (DOI: 10.1109\/ISSCC.2010.5433943)."},{"key":"10","unstructured":"[10] L. Zhang, <i>et al.<\/i>: \u201cReliability and performance evaluation for STT-MRAM under temperature variation,\u201d IEEE International Conference on Thermal Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE) (2016) 1 (DOI: 10.1109\/EuroSimE.2016.7463380)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] W. Xuet al.: \u201cDesign of last-level on-chip cache using spin-torque transfer RAM (STT RAM),\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 483 (DOI: 10.1109\/TVLSI.2009.2035509).","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] W. Kanget al.: \u201cReconfigurable codesign of STT-MRAM under process variations in deeply scaled technology,\u201d IEEE Trans. Electron Devices <b>62<\/b> (2015) 1769 (DOI: 10.1109\/TED.2015.2412960).","DOI":"10.1109\/TED.2015.2412960"},{"key":"13","unstructured":"[13] X. Bi, <i>et al.<\/i>: \u201cProbabilistic design methodology to improve run-time stability and performance of stt-ram caches,\u201d Proc. of the ACM International Conference on Computer-Aided Design (ICCAD) (2012) 88 (DOI: 10.1145\/2429384.2429401)."},{"key":"14","unstructured":"[14] Y. Zhang, <i>et al.<\/i>: \u201cAsymmetry of MTJ switching and its implication to STT-RAM designs,\u201d Proc. of the Conference on Design, Automation and Test in Europe (DATE) (2012) 1313 (DOI: 10.1109\/DATE.2012.6176695)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] W. Kanget al.: \u201cSpintronics: Emerging ultra-low-power circuits and systems beyond MOS technology,\u201d ACM J. Emerg. Technol. Comput. Syst. (JETC) <b>12<\/b> (2015) 16 (DOI: 10.1145\/2663351).","DOI":"10.1145\/2663351"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M. J. Rozenberget al.: \u201cNonvolatile memory with multilevel switching: a basic model,\u201d Phys. Rev. Lett. <b>92<\/b> (2004) 178302 (DOI: 10.1103\/PhysRevLett.92.178302).","DOI":"10.1103\/PhysRevLett.92.178302"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] K. W. Kwonet al.: \u201cAware (asymmetric write architecture with redundant blocks): A high write speed stt-mram cache architecture,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 712 (DOI: 10.1109\/TVLSI.2013.2256945).","DOI":"10.1109\/TVLSI.2013.2256945"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] F. Lombardi and K. Namba: \u201cParallel decodable multi-level unequal burst error correcting codes for memories of approximate systems,\u201d IEEE Trans. Comput. <b>65<\/b> (2016) 3792 (DOI: 10.1109\/TC.2016.2550449).","DOI":"10.1109\/TC.2016.2550449"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] W. Weiet al.: \u201cA novel scheme for tolerating single event\/multiple bit upsets (SEU\/MBU) in non-volatile memories,\u201d IEEE Trans. Comput. <b>65<\/b> (2016) 781 (DOI: 10.1109\/TC.2015.2462811).","DOI":"10.1109\/TC.2015.2462811"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] W. Kanget al.: \u201cA low-cost built-in error correction circuit design for STT-MRAM reliability improvement,\u201d Microelectron. Reliab. <b>53<\/b> (2013) 1224 (DOI: 10.1016\/j.microrel.2013.07.036).","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] W. Kanget al.: \u201cYield and reliability improvement techniques for emerging nonvolatile STT-MRAM,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>5<\/b> (2015) 28 (DOI: 10.1109\/JETCAS.2014.2374291).","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"22","unstructured":"[22] Z. Ming, <i>et al.<\/i>: \u201cNew SEC-DED-DAEC codes for multiple bit upsets mitigation in memory,\u201d 2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (2011) 254 (DOI: 10.1109\/VLSISoC.2011.6081647)."},{"key":"23","unstructured":"[23] A. Raychowdhury, <i>et al.<\/i>: \u201cDesign space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances,\u201d IEEE International Electron Devices Meeting (IEDM) (2009) (DOI: 10.1109\/IEDM.2009.5424242)."},{"key":"24","unstructured":"[24] W. Wen, <i>et al.<\/i>: \u201cCD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors,\u201d Proc. of the International Conference on Computer-Aided Design (ICCAD) (2013) 1 (DOI: 10.1109\/ICCAD.2013.6691090)."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] F. Hemmati: \u201cCloset coset decoding of |u|u+v| codes,\u201d IEEE J. Sel. Areas Commun. <b>7<\/b> (1989) 982 (DOI: 10.1109\/49.29620).","DOI":"10.1109\/49.29620"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] B. Bose and D. K. Pradhan: \u201cOptimal unidirectional error detecting\/correcting codes,\u201d IEEE Trans. Comput. <b>C-31<\/b> (1982) 564 (DOI: 10.1109\/TC.1982.1676043).","DOI":"10.1109\/TC.1982.1676043"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170919\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,11]],"date-time":"2017-11-11T03:52:20Z","timestamp":1510372340000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/21\/14_14.20170919\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":26,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170919","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}