{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:10Z","timestamp":1759147570648},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20170972","type":"journal-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T22:03:53Z","timestamp":1511215433000},"page":"20170972-20170972","source":"Crossref","is-referenced-by-count":8,"title":["A power-delay-product efficient and SEU-tolerant latch design"],"prefix":"10.1587","volume":"14","author":[{"given":"Pei","family":"Liu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xi\u2019an Jiaotong University"},{"name":"China Astronautics Standards Institute (CASI)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi\u2019an Jiaotong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi\u2019an Jiaotong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jizhong","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi\u2019an Jiaotong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peilin","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi\u2019an Jiaotong University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Katsarou and Y. Tsiatouhas: \u201cSoft error interception latch: Double node charge sharing SEU tolerant design,\u201d Electron. Lett. <b>51<\/b> (2015) 330 (DOI: 10.1049\/el.2014.4374).","DOI":"10.1049\/el.2014.4374"},{"key":"2","unstructured":"[2] C. Zhang and Z. Wang: \u201cA novel reliable SEU harden latch to mitigate multi-node charge collection,\u201d ICISCE (2012) 268 (DOI: 10.1049\/cp.2012.2381)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Liet al.: \u201cSEU reliability evaluation of 3D ICs,\u201d Electron. Lett. <b>51<\/b> (2015) 362 (DOI: 10.1049\/el.2014.3968).","DOI":"10.1049\/el.2014.3968"},{"key":"4","unstructured":"[4] A. Golchoobiet al.: \u201cEffect of charge, size and temperature on stability of charged colloidal nano particles,\u201d Chin. J. Chem. Phys. <b>25<\/b> (2012) 617 (DOI: 10.1088\/1674-0068\/25\/05\/617-624)."},{"key":"5","unstructured":"[5] S. Mitra, <i>et al.<\/i>: \u201cReliable system design: Models, metrics and design techniques,\u201d Proc. of IEEE\/ACM International Conference on Computer-Aided Design (2008) xi (DOI: 10.1109\/ICCAD.2008.4681534)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H.-B. Wanget al.: \u201cAn SEU-tolerant DICE latch design with feedback transistors,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 548 (DOI: 10.1109\/TNS.2015.2399019).","DOI":"10.1109\/TNS.2015.2399019"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] X. Sheet al.: \u201cSingle event transient suppressor for flip-flops,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 2344 (DOI: 10.1109\/TNS.2010.2049029).","DOI":"10.1109\/TNS.2010.2049029"},{"key":"8","unstructured":"[8] H. Ueno and K. Namba: \u201cConstruction of a soft error (SEU) hardened latch with high critical charge,\u201d IEEE International Symposium on Defect &amp; Fault Tolerance in Vlsi &amp; Nanotechnology Systems (2016) 27 (DOI: 10.1109\/DFT.2016.7684064)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H.-B. Wanget al.: \u201cAn area efficient stacked latch design tolerant to SEU in 28 nm FDSOI technology,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 3003 (DOI: 10.1109\/TNS.2016.2627003).","DOI":"10.1109\/TNS.2016.2627003"},{"key":"10","unstructured":"[10] S. M. Jahinuzzaman and R. Islam: \u201cTSPC-DICE: A single phase clock high performance SEU hardened flip-flop,\u201d IEEE International Midwest Symposium on Circuits &amp; Systems <b>12<\/b> (2010) 73 (DOI: 10.1109\/MWSCAS.2010.5548564)."},{"key":"11","unstructured":"[11] Z. Huang: \u201cA high performance SEU-tolerant latch for nanoscale CMOS technology,\u201d Design, Automation &amp; Test in Europe Conference &amp; Exhibition <b>31<\/b> (2014) 1 (DOI: 10.7873\/DATE.2014.175)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] C. Weyet al.: \u201cA low power-delay product and robust Isolated-DICE based SEU-tolerant latch circuit design,\u201d Microelectronics J. <b>45<\/b> (2014) 1 (DOI: 10.1016\/j.mejo.2013.09.007).","DOI":"10.1016\/j.mejo.2013.09.007"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] T. Calinet al.: \u201cA low-cost, highly realiable SEUtolerant SRAM: Prototype and test results,\u201d IEEE Trans. Nucl. Sci. <b>42<\/b> (1995) 1592 (DOI: 10.1109\/23.488754).","DOI":"10.1109\/23.488754"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. Fazeliet al.: \u201cLow energy single event upset\/single event transient-tolerant latch for deep subMicron technologies,\u201d IET Comput. Digit. Tech. <b>3<\/b> (2009) 289 (DOI: 10.1049\/iet-cdt.2008.0099).","DOI":"10.1049\/iet-cdt.2008.0099"},{"key":"15","unstructured":"[15] S. Lin, <i>et al.<\/i>: \u201cSoft-error hardening designs of nanoscale CMOS latches,\u201d IEEE VLSI Test Symposium (2009) 41 (DOI: 10.1109\/VTS.2009.10)."},{"key":"16","unstructured":"[16] S. M. Jahinuzzamanet al.: \u201cA soft error tolerant 10 T SRAM bit-cell with differential read capability,\u201d IEEE Trans. Nucl. Sci. <b>56<\/b> (2009) 3768 (DOI: 10.1109\/TNS.2009.2032090)."},{"key":"17","unstructured":"[17] T. Heijmen, <i>et al.<\/i>: \u201cFactors that impact the critical charge of memory elements,\u201d IEEE On-line Testing Symposium (2006) 57 (DOI: 10.1109\/IOLTS.2006.35)."},{"key":"18","unstructured":"[18] P. Jain and V. Zhu: \u201cJudicious choice of waveform parameters and accurate estimation of critical charge for logic SER,\u201d IEEE\/IFIP International Conference on Dependable Systems and Networks (2007) 25."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] L. Wanget al.: \u201cLow power and high write speed SEU tolerant SRAM data cell design,\u201d Sci. China Technol. Sci. <b>58<\/b> (2015) 1983 (DOI: 10.1007\/s11431-015-5929-6).","DOI":"10.1007\/s11431-015-5929-6"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/23\/14_14.20170972\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,16]],"date-time":"2017-12-16T03:55:38Z","timestamp":1513396538000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/23\/14_14.20170972\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":19,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20170972","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}