{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:25:39Z","timestamp":1649186739743},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/elex.14.20171002","type":"journal-article","created":{"date-parts":[[2017,11,29]],"date-time":"2017-11-29T17:10:40Z","timestamp":1511975440000},"page":"20171002-20171002","source":"Crossref","is-referenced-by-count":0,"title":["Energy-efficient heterogeneous memory system for mobile platforms"],"prefix":"10.1587","volume":"14","author":[{"given":"Dongsuk","family":"Shin","sequence":"first","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University"},{"name":"System LSI Division, Samsung Electronics Company"}]},{"given":"Hakbeom","family":"Jang","sequence":"additional","affiliation":[{"name":"College of Information and Communication Engineering, Sungkyunkwan University"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Seoul National University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] https:\/\/en.wikipedia.org\/wiki\/Apple_mobile_application_processors."},{"key":"2","unstructured":"[2] JEDEC LPDDR4 SDRAM standard. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd209-4b."},{"key":"3","unstructured":"[3] Samsung Semiconductor, LPDDR4: Evolution for new mobile world, Memcon 2013. http:\/\/www.memcon.com\/pdfs\/proceedings2013\/track1\/LPDDR4_Evolution_for_a_New_Mobile_World.pdf."},{"key":"4","unstructured":"[4] JEDEC WideIO2 SDRAM standard. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd229-2."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] J.-S. Kimet al.: \u201cA 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with 4 \u00d7 128 I\/Os using TSV based stacking,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 107 (DOI: 10.1109\/JSSC.2011.2164731).","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"6","unstructured":"[6] Y.-H. Kim <i>et al.<\/i>: \u201cPOP structure using PCB cavity,\u201d http:\/\/www.kipo.go.kr."},{"key":"7","unstructured":"[7] J. Sim, <i>et al.<\/i>: \u201cTransparent hardware management of stacked DRAM as part of memory,\u201d IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2014) (DOI: 10.1109\/MICRO.2014.56)."},{"key":"8","unstructured":"[8] C. C. Chou, <i>et al.<\/i>: \u201cCAMEO: A two-level memory organization with capacity of main memory and flexibility of hardware-managed cache,\u201d IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2014) (DOI: 10.1109\/MICRO.2014.63)."},{"key":"9","unstructured":"[9] Y. Lee, <i>et al.<\/i>: \u201cA fully associative, tagless DRAM cache,\u201d International Symposium on Computer Architecture (ISCA) (2015) 211 (DOI: 10.1145\/2749469.2750383)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] E. Bolotinet al.: \u201cDesigning efficient heterogeneous memory architectures,\u201d IEEE Micro <b>35<\/b> (2015) 60 (DOI: 10.1109\/MM.2015.72).","DOI":"10.1109\/MM.2015.72"},{"key":"11","unstructured":"[11] M. R. Meswani, <i>et al.<\/i>: \u201cHeterogeneous memory architecture: A HW\/SW approach for mixing die-stacked and off-package memories,\u201d Proc. IEEE 21st Int. Symp. High Performance Computer Architecture (HPCA) (2015) 126 (DOI: 10.1109\/HPCA.2015.7056027)."},{"key":"12","unstructured":"[12] M.-C. Hsieh: \u201cAdvanced flip chip package on package technology for mobile application,\u201d International Conference on Electronic Packaging Technology (ICEPT) (2016) 486 (DOI: 10.1109\/ICEPT.2016.7583181)."},{"key":"13","unstructured":"[13] J. H. Ahn, <i>et al.<\/i>: \u201cMcSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling,\u201d Int. Symp. Performance Analysis of Systems and Software (ISPASS) (2013) 74 (DOI: 10.1109\/ISPASS.2013.6557148)."},{"key":"14","unstructured":"[14] JEDEC High Bandwidth Memory (HBM) DRAM standard. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235."},{"key":"15","unstructured":"[15] nVidia, Tesla P100 white paper. https:\/\/images.nvidia.com\/content\/pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf."},{"key":"16","unstructured":"[16] Micro, Hybrid memory cube - Documentation. https:\/\/www.micron.com\/products\/hybrid-memory-cube."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/24\/14_14.20171002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T23:01:29Z","timestamp":1514588489000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/14\/24\/14_14.20171002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":16,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20171002","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}